cb583995b8
'imply XIP' pushed from arch/Kconfig/'config RISCV' to riscv SoCs Kconfig files to allow riscv SoCs having XIP enabled (or not) at SoC level Signed-off-by: Marcio Ribeiro <marcio.ribeiro@espressif.com>
20 lines
446 B
Text
20 lines
446 B
Text
# Copyright (c) 2018 - 2019 Antmicro <www.antmicro.com>
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
config SOC_LITEX_VEXRISCV
|
|
select RISCV
|
|
select ATOMIC_OPERATIONS_C
|
|
select INCLUDE_RESET_VECTOR
|
|
select RISCV_ISA_RV32I
|
|
select RISCV_ISA_EXT_M
|
|
select RISCV_ISA_EXT_ZICSR
|
|
select RISCV_ISA_EXT_ZIFENCEI
|
|
imply XIP
|
|
|
|
if SOC_LITEX_VEXRISCV
|
|
|
|
config LITEX_CSR_DATA_WIDTH
|
|
int "Select Control/Status register width"
|
|
default 32
|
|
|
|
endif # SOC_LITEX_VEXRISCV
|