michaelh/zephyr
1
0
Fork 0
Code Releases Activity
zephyr/soc/riscv/espressif_esp32
History
Detlev Zundel 42ea06cf21 soc: xtensa,riscv: esp32c3: Fix SOC_PART_NUMBER choices 
Add the ESP32-C3-WROOM-02 modules with 4 or 8 MiB flash. The
temperature and antenna / connector variants are not mentioned
explicitely as they do not influence the software.

Signed-off-by: Detlev Zundel <dzu@member.fsf.org>
2023-10-06 12:24:49 +01:00
..
common soc: xtensa,riscv: esp32xx: refactor folder structure 2023-07-25 18:12:33 +02:00
esp32c3 soc: xtensa,riscv: esp32c3: Fix SOC_PART_NUMBER choices 2023-10-06 12:24:49 +01:00
CMakeLists.txt soc: xtensa,riscv: esp32xx: refactor folder structure 2023-07-25 18:12:33 +02:00
Kconfig soc: xtensa,riscv: esp32xx: refactor folder structure 2023-07-25 18:12:33 +02:00
Kconfig.defconfig soc: xtensa,riscv: esp32xx: refactor folder structure 2023-07-25 18:12:33 +02:00
Kconfig.soc soc: xtensa,riscv: esp32xx: refactor folder structure 2023-07-25 18:12:33 +02:00