ab10f417d8
Add I2S bus initial support to stm32f4 SOC family. On stm32f4 the I2S shares same controller as SPI, so the declarations have been adapted from SPI ones. Signed-off-by: Armando Visconti <armando.visconti@st.com>
114 lines
2.5 KiB
Text
114 lines
2.5 KiB
Text
/*
|
|
* Copyright (c) 2017 Linaro Limited
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <st/f4/stm32f407.dtsi>
|
|
|
|
/ {
|
|
soc {
|
|
pinctrl: pin-controller@40020000 {
|
|
reg = <0x40020000 0x2C00>;
|
|
|
|
gpioj: gpio@40022400 {
|
|
compatible = "st,stm32-gpio";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
reg = <0x40022400 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB1 0x00000200>;
|
|
label = "GPIOJ";
|
|
};
|
|
|
|
gpiok: gpio@40022800 {
|
|
compatible = "st,stm32-gpio";
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
reg = <0x40022800 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_AHB1 0x00000400>;
|
|
label = "GPIOK";
|
|
};
|
|
};
|
|
|
|
uart7: serial@40007800 {
|
|
compatible = "st,stm32-uart";
|
|
reg = <0x40007800 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x40000000>;
|
|
interrupts = <82 0>;
|
|
status = "disabled";
|
|
label = "UART_7";
|
|
};
|
|
|
|
uart8: serial@40007c00 {
|
|
compatible = "st,stm32-uart";
|
|
reg = <0x40007c00 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x80000000>;
|
|
interrupts = <83 0>;
|
|
status = "disabled";
|
|
label = "UART_8";
|
|
};
|
|
|
|
spi4: spi@40013400 {
|
|
compatible = "st,stm32-spi";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x40013400 0x400>;
|
|
interrupts = <84 5>;
|
|
status = "disabled";
|
|
label = "SPI_4";
|
|
};
|
|
|
|
i2s4: i2s@40013400 {
|
|
compatible = "st,stm32-i2s";
|
|
reg = <0x40013400 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00002000>;
|
|
interrupts = <84 5>;
|
|
status = "disabled";
|
|
label = "I2S_4";
|
|
};
|
|
|
|
/* spi5/i2s5 is present on all STM32F429XX SoCs except
|
|
* STM32F429vX SoCs. Delete node in stm32f429vX.dtsi.
|
|
*/
|
|
spi5: spi@40015000 {
|
|
compatible = "st,stm32-spi";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x40015000 0x400>;
|
|
interrupts = <85 5>;
|
|
status = "disabled";
|
|
label = "SPI_5";
|
|
};
|
|
|
|
i2s5: i2s@40015000 {
|
|
compatible = "st,stm32-i2s";
|
|
reg = <0x40015000 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00100000>;
|
|
interrupts = <85 5>;
|
|
status = "disabled";
|
|
label = "I2S_5";
|
|
};
|
|
|
|
/* spi6/i2s6 is present on all STM32F429XX SoCs except
|
|
* STM32F429vX SoCs. Delete node in stm32f429vX.dtsi.
|
|
*/
|
|
spi6: spi@40015400 {
|
|
compatible = "st,stm32-spi";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x40015400 0x400>;
|
|
interrupts = <86 5>;
|
|
status = "disabled";
|
|
label = "SPI_6";
|
|
};
|
|
|
|
i2s6: i2s@40015400 {
|
|
compatible = "st,stm32-i2s";
|
|
reg = <0x40015400 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB2 0x00200000>;
|
|
interrupts = <86 5>;
|
|
status = "disabled";
|
|
label = "I2S_6";
|
|
};
|
|
};
|
|
};
|