michaelh/zephyr
1
0
Fork 0
Code Releases Activity
zephyr/soc/xtensa/intel_adsp/common
History
Guennadi Liakhovetski a871f0be49 xtensa: cavs: fix irq_enable() argument 
irq_enable() should be called with the composite IRQ code as its
argument, not just the Xtensa proper part of it.

Signed-off-by: Guennadi Liakhovetski <guennadi.liakhovetski@linux.intel.com>
2021-05-03 17:13:01 -04:00
..
bootloader cmake: remove TOOLCHAIN_INCLUDES 2021-03-08 16:04:28 -05:00
include arch/xtensa: Add non-HAL caching primitives 2021-03-08 11:14:27 -05:00
adsp.c sof: remove superfluous and duplicate code 2021-01-11 16:10:23 -05:00
bootloader.cmake soc/intel_adsp: Honor CONFIG_KERNEL_BINARY_NAME 2021-03-08 19:25:25 -05:00
CMakeLists.txt sof: remove superfluous and duplicate code 2021-01-11 16:10:23 -05:00
fix_elf_addrs.py soc/intel_adsp: Suppress benign linker warnings out of objcopy 2020-12-10 06:49:27 -06:00
main_entry.S xtensa: don't build and run the reset handler twice 2021-01-13 18:17:40 -05:00
soc.c arch/xtensa: General cleanup, remove dead code 2021-03-08 11:14:27 -05:00
soc_mp.c xtensa: cavs: fix irq_enable() argument 2021-05-03 17:13:01 -04:00
trace_out.c soc/intel_adsp: Elevate cached/uncached mapping to a SoC API 2021-03-08 11:14:27 -05:00