a76ed223d5
Avoid the individual `CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC` for each board instead to referencing the dt value. Signed-off-by: TOKITA Hiroshi <tokita.hiroshi@gmail.com>
21 lines
437 B
Text
21 lines
437 B
Text
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
# Enable UART driver
|
|
CONFIG_SERIAL=y
|
|
CONFIG_UART_INTERRUPT_DRIVEN=y
|
|
|
|
# Enable console
|
|
CONFIG_CONSOLE=y
|
|
CONFIG_UART_CONSOLE=y
|
|
|
|
# Enable reset by default
|
|
CONFIG_RESET=y
|
|
|
|
# Enable clock control by default
|
|
CONFIG_CLOCK_CONTROL=y
|
|
|
|
# Code partition needed to target the correct flash range
|
|
CONFIG_USE_DT_CODE_PARTITION=y
|
|
|
|
# Output UF2 by default, native bootloader supports it.
|
|
CONFIG_BUILD_OUTPUT_UF2=y
|