8eb734cd82
The Zephyr configuration system uses many different files in many different formats. It makes it a lot easier for users to understand what these files do if when we use the correct file extensions. To this end we rename the dts.fixup files to the correct file extension '.h'. This is a breaking change for out-of-tree fixup files. Such files will be detected and given an appropriate error message. Signed-off-by: Sebastian Bøe <sebastian.boe@nordicsemi.no>
48 lines
2 KiB
C
48 lines
2 KiB
C
/*
|
|
* Copyright (c) 2018, Cypress
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/* SoC level DTS fixup file */
|
|
|
|
#if defined(CONFIG_SOC_PSOC6_M0)
|
|
#define CONFIG_NUM_IRQ_PRIO_BITS ARM_V6M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
|
|
#else
|
|
#define CONFIG_NUM_IRQ_PRIO_BITS ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS
|
|
#endif
|
|
|
|
#define CONFIG_UART_PSOC6_UART_5_NAME "uart_5"
|
|
#define CONFIG_UART_PSOC6_UART_5_BASE_ADDRESS SCB5
|
|
#define CONFIG_UART_PSOC6_UART_5_PORT P5_0_PORT
|
|
#define CONFIG_UART_PSOC6_UART_5_RX_NUM P5_0_NUM
|
|
#define CONFIG_UART_PSOC6_UART_5_TX_NUM P5_1_NUM
|
|
#define CONFIG_UART_PSOC6_UART_5_RX_VAL P5_0_SCB5_UART_RX
|
|
#define CONFIG_UART_PSOC6_UART_5_TX_VAL P5_1_SCB5_UART_TX
|
|
#define CONFIG_UART_PSOC6_UART_5_CLOCK PCLK_SCB5_CLOCK
|
|
|
|
#define CONFIG_UART_PSOC6_UART_6_NAME "uart_6"
|
|
#define CONFIG_UART_PSOC6_UART_6_BASE_ADDRESS SCB6
|
|
#define CONFIG_UART_PSOC6_UART_6_PORT P12_0_PORT
|
|
#define CONFIG_UART_PSOC6_UART_6_RX_NUM P12_0_NUM
|
|
#define CONFIG_UART_PSOC6_UART_6_TX_NUM P12_1_NUM
|
|
#define CONFIG_UART_PSOC6_UART_6_RX_VAL P12_0_SCB6_UART_RX
|
|
#define CONFIG_UART_PSOC6_UART_6_TX_VAL P12_1_SCB6_UART_TX
|
|
#define CONFIG_UART_PSOC6_UART_6_CLOCK PCLK_SCB6_CLOCK
|
|
|
|
/* UART desired baud rate is 115200 bps (Standard mode).
|
|
* The UART baud rate = (SCB clock frequency / Oversample).
|
|
* For PeriClk = 50 MHz, select divider value 36 and get SCB clock = (50 MHz / 36) = 1,389 MHz.
|
|
* Select Oversample = 12. These setting results UART data rate = 1,389 MHz / 12 = 115750 bps.
|
|
*/
|
|
#define CONFIG_UART_PSOC6_CONFIG_OVERSAMPLE (12UL)
|
|
#define CONFIG_UART_PSOC6_CONFIG_BREAKWIDTH (11UL)
|
|
#define CONFIG_UART_PSOC6_CONFIG_DATAWIDTH (8UL)
|
|
|
|
/* Assign divider type and number for UART */
|
|
#define CONFIG_UART_PSOC6_UART_CLK_DIV_TYPE (CY_SYSCLK_DIV_8_BIT)
|
|
#define CONFIG_UART_PSOC6_UART_CLK_DIV_NUMBER (PERI_DIV_8_NR - 1u)
|
|
#define CONFIG_UART_PSOC6_UART_CLK_DIV_VAL (35UL)
|
|
|
|
|
|
/* End of SoC Level DTS fixup file */
|