8ceb0d0f11
espi: add espi peripheral channel HOST_CMD driver for rts5912 Unlike other chips using IO port 0x800-0x8ff, we utilize shared memory to transfer host command parameters. The AP firmware must have corresponding settings for this configuration. Signed-off-by: jhan bo chao <jhan_bo_chao@realtek.com>
59 lines
1.3 KiB
C
59 lines
1.3 KiB
C
/*
|
|
* Copyright (c) 2025 Realtek, SIBG-SD7
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#ifndef ZEPHYR_SOC_REALTEK_RTS5912_REG_ACPI_H
|
|
#define ZEPHYR_SOC_REALTEK_RTS5912_REG_ACPI_H
|
|
|
|
struct acpi_reg {
|
|
uint32_t STS;
|
|
uint32_t IB;
|
|
uint32_t OB;
|
|
uint32_t PTADDR;
|
|
uint32_t INTEN;
|
|
uint32_t VWCTRL0;
|
|
uint32_t VWCTRL1;
|
|
};
|
|
|
|
/* STS */
|
|
#define ACPI_STS_OBF BIT(0)
|
|
#define ACPI_STS_IBF BIT(1)
|
|
#define ACPI_STS_STS0 BIT(2)
|
|
#define ACPI_STS_CMDSEL BIT(3)
|
|
#define ACPI_STS_BURST BIT(4)
|
|
#define ACPI_STS_STS2 BIT(5)
|
|
#define ACPI_STS_STS3 BIT(6)
|
|
#define ACPI_STS_STS4 BIT(7)
|
|
|
|
/* IB */
|
|
#define ACPI_IB_IBDAT_Pos (0UL)
|
|
#define ACPI_IB_IBDAT_Msk GENMASK(7, 0)
|
|
#define ACPI_IB_IBCLR BIT(8)
|
|
|
|
/* OB */
|
|
#define ACPI_OB_OBDAT_Pos (0UL)
|
|
#define ACPI_OB_OBDAT_Msk GENMASK(7, 0)
|
|
#define ACPI_OB_OBCLR BIT(8)
|
|
|
|
/* PTADDR */
|
|
#define ACPI_PTADDR_ADDR_Pos (0UL)
|
|
#define ACPI_PTADDR_ADDR_Msk GENMASK(11, 0)
|
|
#define ACPI_PTADDR_OFFSET_Pos (12UL)
|
|
#define ACPI_PTADDR_OFFSET_Msk GENMASK(14, 12)
|
|
|
|
/* INTEN */
|
|
#define ACPI_INTEN_OBFINTEN BIT(0)
|
|
#define ACPI_INTEN_IBFINTEN BIT(1)
|
|
|
|
/* VWCTRL0 */
|
|
#define ACPI_VWCTRL0_IRQEN BIT(0)
|
|
#define ACPI_VWCTRL0_TGLV BIT(1)
|
|
|
|
/* VWCTRL1 */
|
|
#define ACPI_VWCTRL1_IRQNUM_Pos (0UL)
|
|
#define ACPI_VWCTRL1_IRQNUM_Msk GENMASK(7, 0)
|
|
#define ACPI_VWCTRL1_ACTEN BIT(8)
|
|
|
|
#endif /* ZEPHYR_SOC_REALTEK_RTS5912_REG_ACPI_H */
|