70d819b405
Move the SoC outside of the architecture tree and put them at the same level as boards and architectures allowing both SoCs and boards to be maintained outside the tree. Signed-off-by: Anas Nashif <anas.nashif@intel.com>
32 lines
719 B
C
32 lines
719 B
C
/*
|
|
* Copyright (c) 2017 Intel Corporation.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <soc.h>
|
|
#include <arch/arm/cortex_m/mpu/arm_mpu.h>
|
|
|
|
#include "arm_mpu_mem_cfg.h"
|
|
|
|
static struct arm_mpu_region mpu_regions[] = {
|
|
/* Region 0 */
|
|
MPU_REGION_ENTRY("FLASH_0",
|
|
CONFIG_FLASH_BASE_ADDRESS,
|
|
REGION_FLASH_ATTR(REGION_FLASH_SIZE)),
|
|
|
|
MPU_REGION_ENTRY("SRAM_0",
|
|
CONFIG_SRAM_BASE_ADDRESS,
|
|
REGION_RAM_ATTR(REGION_SRAM_0_SIZE)),
|
|
|
|
#ifdef REGION_SRAM_1_SIZE
|
|
MPU_REGION_ENTRY("SRAM_1",
|
|
CONFIG_SRAM_BASE_ADDRESS + REGION_SRAM_1_START,
|
|
REGION_RAM_ATTR(REGION_SRAM_1_SIZE)),
|
|
#endif
|
|
};
|
|
|
|
struct arm_mpu_config mpu_config = {
|
|
.num_regions = ARRAY_SIZE(mpu_regions),
|
|
.mpu_regions = mpu_regions,
|
|
};
|