6e272b14bd
stm32f407 SoC is an extension of stm32f405 SoC with additional support of ethernet and DCMI. Hence, in dts description, this should be represented by stm32f407.dtsi including stm32f405.dtsi. The opposite was proposed today in stm32 .dtsi files. This commit fixes the inclusion model and renames stm32f407-pinctrl.dtsi into stm32f405-pinctrl.dtsi Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
43 lines
901 B
Text
43 lines
901 B
Text
/*
|
|
* Copyright (c) 2017 Linaro Limited
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <st/stm32f405-pinctrl.dtsi>
|
|
#include <st/stm32f411.dtsi>
|
|
|
|
/ {
|
|
soc {
|
|
pinctrl: pin-controller {
|
|
reg = <0x40020000 0x2800>;
|
|
};
|
|
|
|
usart3: serial@40004800 {
|
|
compatible = "st,stm32-usart", "st,stm32-uart";
|
|
reg = <0x40004800 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00040000>;
|
|
interrupts = <39 0>;
|
|
status = "disabled";
|
|
label = "UART_3";
|
|
};
|
|
|
|
uart4: serial@40004c00 {
|
|
compatible ="st,stm32-uart";
|
|
reg = <0x40004c00 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00080000>;
|
|
interrupts = <52 0>;
|
|
status = "disabled";
|
|
label = "UART_4";
|
|
};
|
|
|
|
uart5: serial@40005000 {
|
|
compatible = "st,stm32-uart";
|
|
reg = <0x40005000 0x400>;
|
|
clocks = <&rcc STM32_CLOCK_BUS_APB1 0x00100000>;
|
|
interrupts = <53 0>;
|
|
status = "disabled";
|
|
label = "UART_5";
|
|
};
|
|
};
|
|
};
|