41f6011c36
This was never a long-term solution, more of a gross hack to get test cases working until we could figure out a good end-to-end solution for memory domains that generated appropriate linker sections. Now that we have this with the app shared memory feature, and have converted all tests to remove it, delete this feature. To date all userspace APIs have been tagged as 'experimental' which sidesteps deprecation policies. Signed-off-by: Andrew Boie <andrew.p.boie@intel.com>
76 lines
1.6 KiB
C
76 lines
1.6 KiB
C
/*
|
|
* Copyright (c) 2017 Synopsys
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <generated_dts_board.h>
|
|
#include <soc.h>
|
|
#include <arch/arc/v2/mpu/arc_mpu.h>
|
|
#include <linker/linker-defs.h>
|
|
|
|
#ifdef CONFIG_USERSPACE
|
|
static struct arc_mpu_region mpu_regions[] = {
|
|
#if DT_ICCM_SIZE > 0
|
|
/* Region ICCM */
|
|
MPU_REGION_ENTRY("ICCM",
|
|
DT_ICCM_BASE_ADDRESS,
|
|
DT_ICCM_SIZE * 1024,
|
|
REGION_FLASH_ATTR),
|
|
#endif
|
|
#if DT_DCCM_SIZE > 0
|
|
/* Region DCCM */
|
|
MPU_REGION_ENTRY("DCCM",
|
|
DT_DCCM_BASE_ADDRESS,
|
|
DT_DCCM_SIZE * 1024,
|
|
AUX_MPU_RDP_KW | AUX_MPU_RDP_KR),
|
|
#endif
|
|
#if CONFIG_SRAM_SIZE > 0
|
|
/* Region DDR RAM */
|
|
MPU_REGION_ENTRY("DDR RAM",
|
|
CONFIG_SRAM_BASE_ADDRESS,
|
|
CONFIG_SRAM_SIZE * 1024,
|
|
AUX_MPU_RDP_KW | AUX_MPU_RDP_KR |
|
|
AUX_MPU_RDP_KE | AUX_MPU_RDP_UE),
|
|
#endif
|
|
/* Region Peripheral */
|
|
MPU_REGION_ENTRY("PERIPHERAL",
|
|
0xF0000000,
|
|
64 * 1024,
|
|
AUX_MPU_RDP_KW | AUX_MPU_RDP_KR),
|
|
};
|
|
#else /* CONFIG_USERSPACE */
|
|
static struct arc_mpu_region mpu_regions[] = {
|
|
#if DT_ICCM_SIZE > 0
|
|
/* Region ICCM */
|
|
MPU_REGION_ENTRY("ICCM",
|
|
DT_ICCM_BASE_ADDRESS,
|
|
DT_ICCM_SIZE * 1024,
|
|
REGION_FLASH_ATTR),
|
|
#endif
|
|
#if DT_DCCM_SIZE > 0
|
|
/* Region DCCM */
|
|
MPU_REGION_ENTRY("DCCM",
|
|
DT_DCCM_BASE_ADDRESS,
|
|
DT_DCCM_SIZE * 1024,
|
|
REGION_RAM_ATTR),
|
|
#endif
|
|
#if CONFIG_SRAM_SIZE > 0
|
|
/* Region DDR RAM */
|
|
MPU_REGION_ENTRY("DDR RAM",
|
|
CONFIG_SRAM_BASE_ADDRESS,
|
|
CONFIG_SRAM_SIZE * 1024,
|
|
REGION_ALL_ATTR),
|
|
#endif
|
|
/* Region Peripheral */
|
|
MPU_REGION_ENTRY("PERIPHERAL",
|
|
0xF0000000,
|
|
64 * 1024,
|
|
REGION_IO_ATTR),
|
|
};
|
|
#endif
|
|
|
|
struct arc_mpu_config mpu_config = {
|
|
.num_regions = ARRAY_SIZE(mpu_regions),
|
|
.mpu_regions = mpu_regions,
|
|
};
|