41d5808321
Adds the mimxrt1052 SoC, which belongs to a new family (nxp_imx) and series (rt) of SoCs. The mimxrt1052 integrates an Arm Cortex-M7 core, 512 KB TCM, and many peripherals including 2D graphics, an LCD display controller, camera interface, SPDIF and I2S. Unlike other SoCs in Zephyr, the mimxrt1052 has no internal flash. This initial port to mimxrt1052 configures the system clock to operate at 528 MHz, and enables the serial/uart and gpio interfaces to support the hello_world and blinky samples. Support for additional Zephyr driver interfaces will come later. Signed-off-by: Maureen Helm <maureen.helm@nxp.com>
17 lines
348 B
Text
17 lines
348 B
Text
# Kconfig - iMX RT series
|
|
#
|
|
# Copyright (c) 2017, NXP
|
|
#
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
#
|
|
|
|
config SOC_SERIES_IMX_RT
|
|
bool "i.MX RT Series"
|
|
select CPU_CORTEX_M
|
|
select CPU_CORTEX_M7
|
|
select SOC_FAMILY_IMX
|
|
select SYS_POWER_LOW_POWER_STATE_SUPPORTED
|
|
select CPU_HAS_SYSTICK
|
|
select CLOCK_CONTROL
|
|
help
|
|
Enable support for i.MX RT MCU series
|