370bd31d2a
Background of this modification is to make clock control driver code provided by Renesas vendor to support for Renesas MCU on Zephyr. Signed-off-by: Quy Tran <quy.tran.pz@renesas.com>
74 lines
1.5 KiB
C
74 lines
1.5 KiB
C
/*
|
|
* Copyright (c) 2024 Renesas Electronics Corporation
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
/**
|
|
* @file
|
|
* @brief System/hardware module for Renesas RA6E1 family processor
|
|
*/
|
|
|
|
#include <zephyr/device.h>
|
|
#include <zephyr/init.h>
|
|
#include <zephyr/kernel.h>
|
|
#include <zephyr/arch/cpu.h>
|
|
#include <cmsis_core.h>
|
|
#include <zephyr/irq.h>
|
|
#include <zephyr/logging/log.h>
|
|
LOG_MODULE_REGISTER(soc, CONFIG_SOC_LOG_LEVEL);
|
|
|
|
#include "bsp_cfg.h"
|
|
#include <bsp_api.h>
|
|
|
|
uint32_t SystemCoreClock BSP_SECTION_EARLY_INIT;
|
|
|
|
volatile uint32_t g_protect_pfswe_counter BSP_SECTION_EARLY_INIT;
|
|
|
|
/**
|
|
* @brief Perform basic hardware initialization at boot.
|
|
*
|
|
* This needs to be run from the very beginning.
|
|
* So the init priority has to be 0 (zero).
|
|
*
|
|
* @return 0
|
|
*/
|
|
static int renesas_ra6e1_init(void)
|
|
{
|
|
uint32_t key;
|
|
|
|
extern volatile uint16_t g_protect_counters[];
|
|
|
|
for (uint32_t i = 0; i < 4; i++) {
|
|
g_protect_counters[i] = 0;
|
|
}
|
|
|
|
#if FSP_PRIV_TZ_USE_SECURE_REGS
|
|
/* Disable protection using PRCR register. */
|
|
R_BSP_RegisterProtectDisable(BSP_REG_PROTECT_SAR);
|
|
|
|
/* Initialize peripherals to secure mode for flat projects */
|
|
R_PSCU->PSARB = 0;
|
|
R_PSCU->PSARC = 0;
|
|
R_PSCU->PSARD = 0;
|
|
R_PSCU->PSARE = 0;
|
|
|
|
R_CPSCU->ICUSARG = 0;
|
|
R_CPSCU->ICUSARH = 0;
|
|
R_CPSCU->ICUSARI = 0;
|
|
|
|
/* Enable protection using PRCR register. */
|
|
R_BSP_RegisterProtectEnable(BSP_REG_PROTECT_SAR);
|
|
#endif
|
|
|
|
key = irq_lock();
|
|
|
|
SystemCoreClock = BSP_MOCO_HZ;
|
|
g_protect_pfswe_counter = 0;
|
|
|
|
irq_unlock(key);
|
|
|
|
return 0;
|
|
}
|
|
|
|
SYS_INIT(renesas_ra6e1_init, PRE_KERNEL_1, 0);
|