2805ea9193
Provide basic clock control driver for STM32H7. Bus clock activation is done through CM7 and CM4 common registers so we don't have to care to the CPU Id before accessing. Accesses are not protected for now. Only possible configuration is system clock source set to HSE driven PLL. Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
29 lines
655 B
C
29 lines
655 B
C
/*
|
|
* Copyright (c) 2019 Linaro Limited
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#ifndef _STM32F7_SOC_H_
|
|
#define _STM32F7_SOC_H_
|
|
|
|
#ifndef _ASMLANGUAGE
|
|
|
|
#include <stm32h7xx.h>
|
|
|
|
/* ARM CMSIS definitions must be included before kernel_includes.h.
|
|
* Therefore, it is essential to include kernel_includes.h after including
|
|
* core SOC-specific headers.
|
|
*/
|
|
#include <kernel_includes.h>
|
|
|
|
#ifdef CONFIG_CLOCK_CONTROL_STM32_CUBE
|
|
#include <stm32h7xx_ll_bus.h>
|
|
#include <stm32h7xx_ll_rcc.h>
|
|
#include <stm32h7xx_ll_pwr.h>
|
|
#include <stm32h7xx_ll_system.h>
|
|
#endif /* CONFIG_CLOCK_CONTROL_STM32_CUBE */
|
|
|
|
#endif /* !_ASMLANGUAGE */
|
|
|
|
#endif /* _STM32F7_SOC_H7_ */
|