c133e357ef
Add lpc iocon pinctrl driver. Driver handles IOCON clock initialization as well as IOCON pin configuration Signed-off-by: Daniel DeGrasse <daniel.degrasse@nxp.com>
57 lines
1.3 KiB
C
57 lines
1.3 KiB
C
/*
|
|
* Copyright (c) 2022, NXP
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <drivers/pinctrl.h>
|
|
#include <fsl_clock.h>
|
|
|
|
#define PORT(mux) (((mux) & 0xC0000000) >> 30)
|
|
#define PIN(mux) (((mux) & 0x3F000000) >> 24)
|
|
#define TYPE(mux) (((mux) & 0xC00000) >> 22)
|
|
|
|
#define IOCON_TYPE_D 0x0
|
|
#define IOCON_TYPE_I 0x1
|
|
#define IOCON_TYPE_A 0x2
|
|
|
|
static IOCON_Type *iocon = (IOCON_Type *)DT_REG_ADDR(DT_NODELABEL(iocon));
|
|
|
|
int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
|
|
uintptr_t reg)
|
|
{
|
|
for (uint8_t i = 0; i < pin_cnt; i++) {
|
|
/* Check if this is an analog or i2c type pin */
|
|
uint32_t pin_mux = pins[i];
|
|
uint32_t port = PORT(pin_mux);
|
|
uint32_t pin = PIN(pin_mux);
|
|
|
|
switch (TYPE(pin_mux)) {
|
|
case IOCON_TYPE_D:
|
|
pin_mux &= Z_PINCTRL_IOCON_D_PIN_MASK;
|
|
break;
|
|
case IOCON_TYPE_I:
|
|
pin_mux &= Z_PINCTRL_IOCON_I_PIN_MASK;
|
|
break;
|
|
case IOCON_TYPE_A:
|
|
pin_mux &= Z_PINCTRL_IOCON_A_PIN_MASK;
|
|
break;
|
|
default:
|
|
/* Should not occur */
|
|
assert(TYPE(pin_mux <= IOCON_TYPE_A));
|
|
}
|
|
/* Set pinmux */
|
|
iocon->PIO[port][pin] = pin_mux;
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int pinctrl_clock_init(const struct device *dev)
|
|
{
|
|
ARG_UNUSED(dev);
|
|
/* Enable IOCon clock */
|
|
CLOCK_EnableClock(kCLOCK_Iocon);
|
|
return 0;
|
|
}
|
|
|
|
SYS_INIT(pinctrl_clock_init, PRE_KERNEL_1, 0);
|