michaelh/zephyr
1
0
Fork 0
Code Releases Activity
zephyr/arch/xtensa/soc
History
Mazen NEIFER 1cded67f38 Xtensa port: Started port to for Xtensa cores family. 
Added arch sub folder, make files and Kconfig files for a set of standard SoCs.

Change-Id: I4ee9cba966860072e55c95795d87356b665e4d49
Signed-off-by: Mazen NEIFER <mazen@nestwave.com>
2017-02-13 08:04:26 -08:00
..
D_108mini Xtensa port: Started port to for Xtensa cores family. 2017-02-13 08:04:26 -08:00
D_212GP Xtensa port: Started port to for Xtensa cores family. 2017-02-13 08:04:26 -08:00
D_233L Xtensa port: Started port to for Xtensa cores family. 2017-02-13 08:04:26 -08:00
hifi2_std Xtensa port: Started port to for Xtensa cores family. 2017-02-13 08:04:26 -08:00
hifi3_bd5 Xtensa port: Started port to for Xtensa cores family. 2017-02-13 08:04:26 -08:00
hifi3_bd5_call0 Xtensa port: Started port to for Xtensa cores family. 2017-02-13 08:04:26 -08:00
hifi4_bd7 Xtensa port: Started port to for Xtensa cores family. 2017-02-13 08:04:26 -08:00
hifi_mini Xtensa port: Started port to for Xtensa cores family. 2017-02-13 08:04:26 -08:00
hifi_mini_4swIrq Xtensa port: Started port to for Xtensa cores family. 2017-02-13 08:04:26 -08:00
XRC_D2PM Xtensa port: Started port to for Xtensa cores family. 2017-02-13 08:04:26 -08:00
XRC_D2PM_5swIrq Xtensa port: Started port to for Xtensa cores family. 2017-02-13 08:04:26 -08:00
XRC_FUSION_AON_ALL_LM Xtensa port: Started port to for Xtensa cores family. 2017-02-13 08:04:26 -08:00
Kconfig.cores Xtensa port: Started port to for Xtensa cores family. 2017-02-13 08:04:26 -08:00