8e534f7bf4
The nrf52840 has 2 gpio ports, and 48 GPIO. We need to adapt the range to allow the gpio on port 1 to be used by this driver Signed-off-by: Giuliano Franchetto <giuliano.franchetto@intellinium.com>
70 lines
1.5 KiB
Plaintext
70 lines
1.5 KiB
Plaintext
# Kconfig.nrf5 - NRF5 UART configuration
|
|
#
|
|
# Copyright (c) 2016 Nordic Semiconductor ASA
|
|
#
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
#
|
|
|
|
menuconfig UART_NRF5
|
|
bool "Nordic Semiconductor NRF5 family processor UART driver"
|
|
default n
|
|
select SERIAL_HAS_DRIVER
|
|
select SERIAL_SUPPORT_INTERRUPT
|
|
depends on SOC_FAMILY_NRF5
|
|
select GPIO_NRF5
|
|
help
|
|
This option enables the UART driver for Nordic Semiconductor nRF5
|
|
family processors. Note that there is only one
|
|
UART controller on nRF5 ICs.
|
|
|
|
config UART_NRF5_CLK_FREQ
|
|
int
|
|
default 16000000
|
|
depends on UART_NRF5
|
|
|
|
config UART_NRF5_FLOW_CONTROL
|
|
bool "Enable Flow Control"
|
|
default n
|
|
depends on UART_NRF5
|
|
help
|
|
Enable Flow Control. If selected, additionally two pins, RTS and CTS
|
|
has to be configured.
|
|
|
|
config UART_NRF5_GPIO_TX_PIN
|
|
int "TX Pin Number"
|
|
range 0 47 if SOC_NRF52840_QIAA
|
|
range 0 31
|
|
depends on UART_NRF5
|
|
depends on GPIO_NRF5
|
|
help
|
|
The GPIO pin to use for TX.
|
|
|
|
config UART_NRF5_GPIO_RX_PIN
|
|
int "RX Pin Number"
|
|
range 0 47 if SOC_NRF52840_QIAA
|
|
range 0 31
|
|
depends on UART_NRF5
|
|
depends on GPIO_NRF5
|
|
help
|
|
The GPIO pin to use for RX.
|
|
|
|
config UART_NRF5_GPIO_RTS_PIN
|
|
int "RTS Pin Number"
|
|
range 0 47 if SOC_NRF52840_QIAA
|
|
range 0 31
|
|
depends on UART_NRF5
|
|
depends on GPIO_NRF5
|
|
depends on UART_NRF5_FLOW_CONTROL
|
|
help
|
|
The GPIO pin to use for RTS.
|
|
|
|
config UART_NRF5_GPIO_CTS_PIN
|
|
int "CTS Pin Number"
|
|
range 0 47 if SOC_NRF52840_QIAA
|
|
range 0 31
|
|
depends on UART_NRF5
|
|
depends on GPIO_NRF5
|
|
depends on UART_NRF5_FLOW_CONTROL
|
|
help
|
|
The GPIO pin to use for CTS.
|