b687d76d09
Add infineon xmc series with XMC4500 support. XMC series comes with, - CPU operates upto 120MHz - 3 RAM (PSRAM1 - code, DSRAM1 - data and DSRAM2 - communiation) - upto 1MB flash init: clock control & gpio is not done, so SoC initialization directly relies on HAL. Core operating clock is stored in no_init section, which is kept under DSRAM1. Only DSRAM1 is used until clock support. Using PSRAM1 and DSRAM1 needs adaptation in linker script - planned for next revision. Note: SystemInit cannot be consumed directly due to vector table + HAL linker dependency. Signed-off-by: Parthiban Nallathambi <parthiban@linumiz.com>
30 lines
670 B
Text
30 lines
670 B
Text
# XMC 4xxx MCU line
|
|
#
|
|
# Copyright (c) 2020 Linumiz
|
|
# Author: Parthiban Nallathambi <parthiban@linumiz.com>
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
choice
|
|
prompt "XMC 4xxx MCU Selection"
|
|
depends on SOC_SERIES_XMC_4XXX
|
|
|
|
config SOC_XMC4500
|
|
bool "SOC_XMC4500"
|
|
select HAS_XMCLIB
|
|
|
|
endchoice
|
|
|
|
if SOC_SERIES_XMC_4XXX
|
|
|
|
config SOC_PART_NUMBER_F100X1024
|
|
bool
|
|
|
|
config SOC_PART_NUMBER_XMC_4XXX
|
|
string
|
|
default "F100x1024" if SOC_PART_NUMBER_F100X1024
|
|
help
|
|
This string holds the full part number of the SoC. It is a hidden option
|
|
that you should not set directly. The part number selection choice defines
|
|
the default value for this string.
|
|
|
|
endif # SOC_SERIES_XMC_4XXX
|