b687d76d09
Add infineon xmc series with XMC4500 support. XMC series comes with, - CPU operates upto 120MHz - 3 RAM (PSRAM1 - code, DSRAM1 - data and DSRAM2 - communiation) - upto 1MB flash init: clock control & gpio is not done, so SoC initialization directly relies on HAL. Core operating clock is stored in no_init section, which is kept under DSRAM1. Only DSRAM1 is used until clock support. Using PSRAM1 and DSRAM1 needs adaptation in linker script - planned for next revision. Note: SystemInit cannot be consumed directly due to vector table + HAL linker dependency. Signed-off-by: Parthiban Nallathambi <parthiban@linumiz.com>
26 lines
381 B
Plaintext
26 lines
381 B
Plaintext
/*
|
|
* Copyright (c) 2020 Linumiz
|
|
* Author: Parthiban Nallathambi <parthiban@linumiz.com>
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <mem.h>
|
|
#include <infineon/xmc4xxx.dtsi>
|
|
|
|
&psram1 {
|
|
reg = <0x10000000 DT_SIZE_K(64)>;
|
|
};
|
|
|
|
&dsram1 {
|
|
reg = <0x20000000 DT_SIZE_K(64)>;
|
|
};
|
|
|
|
&dsram2 {
|
|
reg = <0x30000000 DT_SIZE_K(32)>;
|
|
};
|
|
|
|
&flash0 {
|
|
reg = <0xc000000 DT_SIZE_M(1)>;
|
|
};
|