a1b77fd589
git grep -l 'u\(8\|16\|32\|64\)_t' | \ xargs sed -i "s/u\(8\|16\|32\|64\)_t/uint\1_t/g" git grep -l 's\(8\|16\|32\|64\)_t' | \ xargs sed -i "s/s\(8\|16\|32\|64\)_t/int\1_t/g" Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
205 lines
6.1 KiB
C
205 lines
6.1 KiB
C
/*
|
|
* Copyright (c) 2019 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <errno.h>
|
|
#include <device.h>
|
|
#include <drivers/pinmux.h>
|
|
#include <soc.h>
|
|
|
|
static const uint32_t valid_ctrl_masks[NUM_MCHP_GPIO_PORTS] = {
|
|
(MCHP_GPIO_PORT_A_BITMAP),
|
|
(MCHP_GPIO_PORT_B_BITMAP),
|
|
(MCHP_GPIO_PORT_C_BITMAP),
|
|
(MCHP_GPIO_PORT_D_BITMAP),
|
|
(MCHP_GPIO_PORT_E_BITMAP),
|
|
(MCHP_GPIO_PORT_F_BITMAP)
|
|
};
|
|
|
|
struct pinmux_xec_config {
|
|
__IO uint32_t *pcr1_base;
|
|
uint32_t port_num;
|
|
};
|
|
|
|
static int pinmux_xec_set(struct device *dev, uint32_t pin, uint32_t func)
|
|
{
|
|
const struct pinmux_xec_config *config = dev->config_info;
|
|
__IO uint32_t *current_pcr1;
|
|
uint32_t pcr1 = 0;
|
|
uint32_t mask = 0;
|
|
|
|
/* Validate pin number in terms of current port */
|
|
if ((valid_ctrl_masks[config->port_num] & BIT(pin)) == 0) {
|
|
return -EINVAL;
|
|
}
|
|
|
|
mask |= MCHP_GPIO_CTRL_BUFT_MASK | MCHP_GPIO_CTRL_MUX_MASK;
|
|
|
|
/* Check for open drain/push_pull setting */
|
|
if (func & MCHP_GPIO_CTRL_BUFT_OPENDRAIN) {
|
|
pcr1 |= MCHP_GPIO_CTRL_BUFT_OPENDRAIN;
|
|
} else {
|
|
pcr1 |= MCHP_GPIO_CTRL_BUFT_PUSHPULL;
|
|
}
|
|
|
|
/* Parse mux mode */
|
|
pcr1 |= func & MCHP_GPIO_CTRL_MUX_MASK;
|
|
|
|
/* Figure out the pullup/pulldown configuration */
|
|
mask |= MCHP_GPIO_CTRL_PUD_MASK;
|
|
|
|
if (func & MCHP_GPIO_CTRL_PUD_PU) {
|
|
/* Enable the pull and select the pullup resistor. */
|
|
pcr1 |= MCHP_GPIO_CTRL_PUD_PU;
|
|
} else if (func & MCHP_GPIO_CTRL_PUD_PD) {
|
|
/* Enable the pull and select the pulldown resistor */
|
|
pcr1 |= MCHP_GPIO_CTRL_PUD_PD;
|
|
} else {
|
|
/* None : Pin tristates when no active driver is present
|
|
* on the pin. This is the POR setting
|
|
*/
|
|
pcr1 |= MCHP_GPIO_CTRL_PUD_NONE;
|
|
}
|
|
|
|
/* Make sure gpio isrs are disabled */
|
|
pcr1 |= MCHP_GPIO_CTRL_IDET_DISABLE;
|
|
mask |= MCHP_GPIO_CTRL_IDET_MASK;
|
|
|
|
/* Now write contents of pcr1 variable to the PCR1 register that
|
|
* corresponds to the pin configured
|
|
*/
|
|
current_pcr1 = config->pcr1_base + pin;
|
|
*current_pcr1 = (*current_pcr1 & ~mask) | pcr1;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int pinmux_xec_get(struct device *dev, uint32_t pin, uint32_t *func)
|
|
{
|
|
const struct pinmux_xec_config *config = dev->config_info;
|
|
__IO uint32_t *current_pcr1;
|
|
|
|
/* Validate pin number in terms of current port */
|
|
if ((valid_ctrl_masks[config->port_num] & BIT(pin)) == 0) {
|
|
return -EINVAL;
|
|
}
|
|
|
|
current_pcr1 = config->pcr1_base + pin;
|
|
*func = *current_pcr1 & (MCHP_GPIO_CTRL_BUFT_MASK
|
|
| MCHP_GPIO_CTRL_MUX_MASK
|
|
| MCHP_GPIO_CTRL_PUD_MASK);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int pinmux_xec_pullup(struct device *dev, uint32_t pin, uint8_t func)
|
|
{
|
|
return -ENOTSUP;
|
|
}
|
|
|
|
static int pinmux_xec_input(struct device *dev, uint32_t pin, uint8_t func)
|
|
{
|
|
return -ENOTSUP;
|
|
}
|
|
|
|
static int pinmux_xec_init(struct device *dev)
|
|
{
|
|
/* Nothing to do. The PCR clock is enabled at reset. */
|
|
return 0;
|
|
}
|
|
|
|
static const struct pinmux_driver_api pinmux_xec_driver_api = {
|
|
.set = pinmux_xec_set,
|
|
.get = pinmux_xec_get,
|
|
.pullup = pinmux_xec_pullup,
|
|
.input = pinmux_xec_input,
|
|
};
|
|
|
|
#define PINMUX_ADDR(n) DT_REG_ADDR(DT_PHANDLE(DT_NODELABEL(n), ph_reg))
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(pinmux_000_036), okay)
|
|
static const struct pinmux_xec_config pinmux_xec_port000_036_config = {
|
|
.pcr1_base = (uint32_t *) PINMUX_ADDR(pinmux_000_036),
|
|
.port_num = MCHP_GPIO_000_036,
|
|
};
|
|
|
|
DEVICE_AND_API_INIT(pinmux_xec_port000_036,
|
|
DT_LABEL(DT_NODELABEL(pinmux_000_036)),
|
|
&pinmux_xec_init,
|
|
NULL, &pinmux_xec_port000_036_config,
|
|
PRE_KERNEL_1, CONFIG_KERNEL_INIT_PRIORITY_DEFAULT,
|
|
&pinmux_xec_driver_api);
|
|
#endif /* DT_NODE_HAS_STATUS(DT_NODELABEL(pinmux_000_036), okay) */
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(pinmux_040_076), okay)
|
|
static const struct pinmux_xec_config pinmux_xec_port040_076_config = {
|
|
.pcr1_base = (uint32_t *) PINMUX_ADDR(pinmux_040_076),
|
|
.port_num = MCHP_GPIO_040_076,
|
|
};
|
|
|
|
DEVICE_AND_API_INIT(pinmux_xec_port040_076,
|
|
DT_LABEL(DT_NODELABEL(pinmux_040_076)),
|
|
&pinmux_xec_init,
|
|
NULL, &pinmux_xec_port040_076_config,
|
|
PRE_KERNEL_1, CONFIG_KERNEL_INIT_PRIORITY_DEFAULT,
|
|
&pinmux_xec_driver_api);
|
|
#endif /* DT_NODE_HAS_STATUS(DT_NODELABEL(pinmux_040_076), okay) */
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(pinmux_100_136), okay)
|
|
static const struct pinmux_xec_config pinmux_xec_port100_136_config = {
|
|
.pcr1_base = (uint32_t *) PINMUX_ADDR(pinmux_100_136),
|
|
.port_num = MCHP_GPIO_100_136,
|
|
};
|
|
|
|
DEVICE_AND_API_INIT(pinmux_xec_port100_136,
|
|
DT_LABEL(DT_NODELABEL(pinmux_100_136)),
|
|
&pinmux_xec_init,
|
|
NULL, &pinmux_xec_port100_136_config,
|
|
PRE_KERNEL_1, CONFIG_KERNEL_INIT_PRIORITY_DEFAULT,
|
|
&pinmux_xec_driver_api);
|
|
#endif /* DT_NODE_HAS_STATUS(DT_NODELABEL(pinmux_100_136), okay) */
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(pinmux_140_176), okay)
|
|
static const struct pinmux_xec_config pinmux_xec_port140_176_config = {
|
|
.pcr1_base = (uint32_t *) PINMUX_ADDR(pinmux_140_176),
|
|
.port_num = MCHP_GPIO_140_176,
|
|
};
|
|
|
|
DEVICE_AND_API_INIT(pinmux_xec_port140_176,
|
|
DT_LABEL(DT_NODELABEL(pinmux_140_176)),
|
|
&pinmux_xec_init,
|
|
NULL, &pinmux_xec_port140_176_config,
|
|
PRE_KERNEL_1, CONFIG_KERNEL_INIT_PRIORITY_DEFAULT,
|
|
&pinmux_xec_driver_api);
|
|
#endif /* DT_NODE_HAS_STATUS(DT_NODELABEL(pinmux_140_176), okay) */
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(pinmux_200_236), okay)
|
|
static const struct pinmux_xec_config pinmux_xec_port200_236_config = {
|
|
.pcr1_base = (uint32_t *) PINMUX_ADDR(pinmux_200_236),
|
|
.port_num = MCHP_GPIO_200_236,
|
|
};
|
|
|
|
DEVICE_AND_API_INIT(pinmux_xec_port200_236,
|
|
DT_LABEL(DT_NODELABEL(pinmux_200_236)),
|
|
&pinmux_xec_init,
|
|
NULL, &pinmux_xec_port200_236_config,
|
|
PRE_KERNEL_1, CONFIG_KERNEL_INIT_PRIORITY_DEFAULT,
|
|
&pinmux_xec_driver_api);
|
|
#endif /* DT_NODE_HAS_STATUS(DT_NODELABEL(pinmux_200_236), okay) */
|
|
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(pinmux_240_276), okay)
|
|
static const struct pinmux_xec_config pinmux_xec_port240_276_config = {
|
|
.pcr1_base = (uint32_t *) PINMUX_ADDR(pinmux_240_276),
|
|
.port_num = MCHP_GPIO_240_276,
|
|
};
|
|
|
|
DEVICE_AND_API_INIT(pinmux_xec_port240_276,
|
|
DT_LABEL(DT_NODELABEL(pinmux_240_276)),
|
|
&pinmux_xec_init,
|
|
NULL, &pinmux_xec_port240_276_config,
|
|
PRE_KERNEL_1, CONFIG_KERNEL_INIT_PRIORITY_DEFAULT,
|
|
&pinmux_xec_driver_api);
|
|
#endif /* DT_NODE_HAS_STATUS(DT_NODELABEL(pinmux_240_276), okay) */
|