c8ceca2d53
In case of dualcore, STM32H7, STM32W and STM32MP1, protect concurrent register write access with HSEM. Done for following drivers: clock_control, counter, flash, gpio, interrupt_controller Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
79 lines
1.9 KiB
C
79 lines
1.9 KiB
C
/*
|
|
*
|
|
* Copyright (c) 2017 Linaro Limited.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
|
|
#include <soc.h>
|
|
#include <drivers/clock_control.h>
|
|
#include <sys/util.h>
|
|
#include <drivers/clock_control/stm32_clock_control.h>
|
|
#include "clock_stm32_ll_common.h"
|
|
#include "stm32_hsem.h"
|
|
|
|
#ifdef CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL
|
|
|
|
/* Macros to fill up division factors values */
|
|
#define z_pllm(v) LL_RCC_PLLM_DIV_ ## v
|
|
#define pllm(v) z_pllm(v)
|
|
|
|
#define z_pllr(v) LL_RCC_PLLR_DIV_ ## v
|
|
#define pllr(v) z_pllr(v)
|
|
|
|
/**
|
|
* @brief fill in pll configuration structure
|
|
*/
|
|
void config_pll_init(LL_UTILS_PLLInitTypeDef *pllinit)
|
|
{
|
|
pllinit->PLLM = pllm(CONFIG_CLOCK_STM32_PLL_M_DIVISOR);
|
|
pllinit->PLLN = CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER;
|
|
pllinit->PLLR = pllr(CONFIG_CLOCK_STM32_PLL_R_DIVISOR);
|
|
#ifdef PWR_CR5_R1MODE
|
|
/* set power boost mode for sys clock greater than 80MHz */
|
|
if (sys_clock_hw_cycles_per_sec() >= MHZ(80)) {
|
|
LL_PWR_EnableRange1BoostMode();
|
|
}
|
|
#endif /* PWR_CR5_R1MODE */
|
|
}
|
|
#endif /* CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL */
|
|
|
|
/**
|
|
* @brief Activate default clocks
|
|
*/
|
|
void config_enable_default_clocks(void)
|
|
{
|
|
#ifdef CONFIG_CLOCK_STM32_LSE
|
|
/* LSE belongs to the back-up domain, enable access.*/
|
|
|
|
#if defined(CONFIG_SOC_SERIES_STM32WBX)
|
|
/* HW semaphore Clock enable */
|
|
LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_HSEM);
|
|
#endif
|
|
z_stm32_hsem_lock(CFG_HW_RCC_SEMID, HSEM_LOCK_DEFAULT_RETRY);
|
|
|
|
#ifdef LL_APB1_GRP1_PERIPH_PWR
|
|
/* Enable the power interface clock */
|
|
LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
|
|
#endif
|
|
|
|
/* Set the DBP bit in the Power control register 1 (PWR_CR1) */
|
|
LL_PWR_EnableBkUpAccess();
|
|
while (!LL_PWR_IsEnabledBkUpAccess()) {
|
|
/* Wait for Backup domain access */
|
|
}
|
|
|
|
/* Enable LSE Oscillator (32.768 kHz) */
|
|
LL_RCC_LSE_Enable();
|
|
while (!LL_RCC_LSE_IsReady()) {
|
|
/* Wait for LSE ready */
|
|
}
|
|
|
|
LL_PWR_DisableBkUpAccess();
|
|
|
|
z_stm32_hsem_unlock(CFG_HW_RCC_SEMID);
|
|
|
|
#endif
|
|
}
|