3cf1a9139e
This is a minor clean-up for the ARM architecture configurations. Note that the `CPU_CORTEX_A` symbol is moved from the AArch64 to the ARM root Kconfig because it can be selected from both AArch32 and AArch64. Signed-off-by: Stephanos Ioannidis <root@stephanos.io>
50 lines
1.3 KiB
Plaintext
50 lines
1.3 KiB
Plaintext
# ARM architecture configuration options
|
|
|
|
# Copyright (c) 2014-2015 Wind River Systems, Inc.
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
menu "ARM Options"
|
|
depends on ARM
|
|
|
|
config ARCH
|
|
default "arm"
|
|
|
|
config ARM64
|
|
bool
|
|
select 64BIT
|
|
|
|
config CPU_CORTEX
|
|
bool
|
|
help
|
|
This option signifies the use of a CPU of the Cortex family.
|
|
|
|
config ARM_CUSTOM_INTERRUPT_CONTROLLER
|
|
bool
|
|
depends on !CPU_CORTEX_M
|
|
help
|
|
This option indicates that the ARM CPU is connected to a custom (i.e.
|
|
non-GIC) interrupt controller.
|
|
|
|
A number of Cortex-A and Cortex-R cores (Cortex-A5, Cortex-R4/5, ...)
|
|
allow interfacing to a custom external interrupt controller and this
|
|
option must be selected when such cores are connected to an interrupt
|
|
controller that is not the ARM Generic Interrupt Controller (GIC).
|
|
|
|
When this option is selected, the architecture interrupt control
|
|
functions are mapped to the SoC interrupt control interface, which is
|
|
implemented at the SoC level.
|
|
|
|
N.B. This option is only applicable to the Cortex-A and Cortex-R
|
|
family cores. The Cortex-M family cores are always equipped with
|
|
the ARM Nested Vectored Interrupt Controller (NVIC).
|
|
|
|
if !ARM64
|
|
rsource "core/aarch32/Kconfig"
|
|
endif
|
|
|
|
if ARM64
|
|
rsource "core/aarch64/Kconfig"
|
|
endif
|
|
|
|
endmenu
|