082b3d29a3
Set min/max properties for PLL/PLLSAI1/PLLSA2 multiplier, input divisor and PLL/PLLSAI1/PLLSAI2 P divisor on STM32L4/L5 and consider L4 non-L4+ specific ranges at build time in driver implementation. Signed-off-by: Etienne Carriere <etienne.carriere@st.com>
126 lines
4.4 KiB
C
126 lines
4.4 KiB
C
/*
|
|
*
|
|
* Copyright (c) 2017 Linaro Limited.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#ifndef ZEPHYR_DRIVERS_CLOCK_CONTROL_STM32_LL_CLOCK_H_
|
|
#define ZEPHYR_DRIVERS_CLOCK_CONTROL_STM32_LL_CLOCK_H_
|
|
|
|
#include <stdint.h>
|
|
|
|
#include <zephyr/device.h>
|
|
#include <zephyr/sys/util.h>
|
|
|
|
#include <stm32_ll_utils.h>
|
|
|
|
/* Macros to fill up multiplication and division factors values */
|
|
#define pllm(v) CONCAT(LL_RCC_PLLM_DIV_, v)
|
|
#define pllp(v) CONCAT(LL_RCC_PLLP_DIV_, v)
|
|
#define pllq(v) CONCAT(LL_RCC_PLLQ_DIV_, v)
|
|
#define pllr(v) CONCAT(LL_RCC_PLLR_DIV_, v)
|
|
#define plldivr(v) CONCAT(LL_RCC_PLLDIVR_DIV_, v)
|
|
|
|
#if defined(RCC_PLLI2SCFGR_PLLI2SM)
|
|
/* Some stm32F4 devices have a dedicated PLL I2S with M divider */
|
|
#define plli2sm(v) CONCAT(LL_RCC_PLLI2SM_DIV_, v)
|
|
#else
|
|
/* Some stm32F4 devices (typ. stm32F401) have a dedicated PLL I2S with PLL M divider */
|
|
#define plli2sm(v) CONCAT(LL_RCC_PLLM_DIV_, v)
|
|
#endif /* RCC_PLLI2SCFGR_PLLI2SM */
|
|
#define plli2sp(v) CONCAT(LL_RCC_PLLI2SP_DIV_, v)
|
|
#define plli2sq(v) CONCAT(LL_RCC_PLLI2SQ_DIV_, v)
|
|
#define plli2sdivq(v) CONCAT(LL_RCC_PLLI2SDIVQ_DIV_, v)
|
|
#define plli2sr(v) CONCAT(LL_RCC_PLLI2SR_DIV_, v)
|
|
#define plli2sdivr(v) CONCAT(LL_RCC_PLLI2SDIVR_DIV_, v)
|
|
|
|
#define pllsaim(v) CONCAT(LL_RCC_PLLM_DIV_, v)
|
|
#define pllsaip(v) CONCAT(LL_RCC_PLLSAIP_DIV_, v)
|
|
#define pllsaiq(v) CONCAT(LL_RCC_PLLSAIQ_DIV_, v)
|
|
#define pllsaidivq(v) CONCAT(LL_RCC_PLLSAIDIVQ_DIV_, v)
|
|
#define pllsair(v) CONCAT(LL_RCC_PLLSAIR_DIV_, v)
|
|
#define pllsaidivr(v) CONCAT(LL_RCC_PLLSAIDIVR_DIV_, v)
|
|
|
|
#define pllsai1p(v) CONCAT(LL_RCC_PLLSAI1P_DIV_, v)
|
|
#define pllsai1q(v) CONCAT(LL_RCC_PLLSAI1Q_DIV_, v)
|
|
#define pllsai1r(v) CONCAT(LL_RCC_PLLSAI1R_DIV_, v)
|
|
|
|
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
|
|
#define pllsai2m(v) CONCAT(LL_RCC_PLLSAI2M_DIV_, v)
|
|
#else
|
|
#define pllsai2m(v) CONCAT(LL_RCC_PLLM_DIV_, v)
|
|
#endif
|
|
#define pllsai2p(v) CONCAT(LL_RCC_PLLSAI2P_DIV_, v)
|
|
#define pllsai2q(v) CONCAT(LL_RCC_PLLSAI2Q_DIV_, v)
|
|
#define pllsai2r(v) CONCAT(LL_RCC_PLLSAI2R_DIV_, v)
|
|
#define pllsai2divr(v) CONCAT(LL_RCC_PLLSAI2DIVR_DIV_, v)
|
|
|
|
/* Some SoC lines from STM32L4 series have specific constraint on PLLs configuration */
|
|
#if defined(CONFIG_SOC_SERIES_STM32L4X) && !defined(CONFIG_SOC_LINE_STM32L4PLUS)
|
|
#ifndef RCC_PLLP_DIV_2_31_SUPPORT
|
|
#define PLLP_DIV_7_OR_17 1
|
|
#endif
|
|
|
|
#define BUILD_ASSERT_STML4_PLL_CONSTRAINTS(pll) \
|
|
IF_ENABLED(STM32_##pll##_ENABLED, ( \
|
|
BUILD_ASSERT(STM32_##pll##_M_DIVISOR <= 8, \
|
|
"STM32L4x (not L4+) series require "STRINGIFY(pll)" div-m <= 8"); \
|
|
BUILD_ASSERT(STM32_##pll##_N_MULTIPLIER <= 86, \
|
|
"STM32L4x (not L4+) series require "STRINGIFY(pll)" mul-n <= 86"); \
|
|
)) \
|
|
IF_ENABLED(UTIL_AND(IS_ENABLED(STM32_##pll##_P_ENABLED), IS_ENABLED(PLLP_DIV_7_OR_17)), ( \
|
|
BUILD_ASSERT((STM32_##pll##_P_DIVISOR == 7) || (STM32_##pll##_P_DIVISOR == 17), \
|
|
"STM32L{47|48}xx require "STRINGIFY(pll)"_P div-p be 7 or 17"); \
|
|
))
|
|
|
|
BUILD_ASSERT_STML4_PLL_CONSTRAINTS(PLL)
|
|
BUILD_ASSERT_STML4_PLL_CONSTRAINTS(PLLSAI1)
|
|
BUILD_ASSERT_STML4_PLL_CONSTRAINTS(PLLSAI2)
|
|
#endif /* CONFIG_SOC_SERIES_STM32L4X && !CONFIG_SOC_LINE_STM32L4PLUS */
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
#if defined(STM32_PLL_ENABLED)
|
|
void config_pll_sysclock(void);
|
|
uint32_t get_pllout_frequency(void);
|
|
uint32_t get_pllsrc_frequency(void);
|
|
#endif
|
|
#if defined(STM32_PLL2_ENABLED)
|
|
void config_pll2(void);
|
|
#endif
|
|
#if defined(STM32_PLLI2S_ENABLED)
|
|
uint32_t get_plli2ssrc_frequency(void);
|
|
void config_plli2s(void);
|
|
#endif
|
|
#if defined(STM32_PLLSAI_ENABLED)
|
|
uint32_t get_pllsaisrc_frequency(void);
|
|
void config_pllsai(void);
|
|
#endif
|
|
#if defined(STM32_PLLSAI1_ENABLED)
|
|
uint32_t get_pllsai1src_frequency(void);
|
|
void config_pllsai1(void);
|
|
#endif
|
|
#if defined(STM32_PLLSAI2_ENABLED)
|
|
uint32_t get_pllsai2src_frequency(void);
|
|
void config_pllsai2(void);
|
|
#endif
|
|
void config_enable_default_clocks(void);
|
|
void config_regulator_voltage(uint32_t hclk_freq);
|
|
int enabled_clock(uint32_t src_clk);
|
|
|
|
#if defined(STM32_CK48_ENABLED)
|
|
uint32_t get_ck48_frequency(void);
|
|
#endif
|
|
|
|
/* functions exported to the soc power.c */
|
|
int stm32_clock_control_init(const struct device *dev);
|
|
void stm32_clock_control_standby_exit(void);
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif /* ZEPHYR_DRIVERS_CLOCK_CONTROL_STM32_LL_CLOCK_H_ */
|