c880db1725
The CPU in Aspeed AST10x0 SOC is a ARM Cortex-M4 which doesn't internal cache memory. Aspeed implements an integrated system level cache to accelerate instruction and data memory accesses. Signed-off-by: Dylan Hung <dylan_hung@aspeedtech.com>
12 lines
293 B
Plaintext
12 lines
293 B
Plaintext
# SPDX-License-Identifier: Apache-2.0
|
|
#
|
|
# Copyright (c) 2022 ASPEED Technology Inc.
|
|
|
|
config CACHE_ASPEED
|
|
bool "ASPEED external cache driver"
|
|
depends on SOC_SERIES_AST10X0
|
|
depends on SYSCON
|
|
select CACHE_HAS_DRIVER
|
|
help
|
|
This option enables the CACHE driver for ASPEED AST10X0 series SOC.
|