90587fa741
Changes to the PLL configuration were required for proper device enumeration. Now there is a 48MHz USB clock (was 25MHz), and a 96MHz system clock (was 100 MHz). Addresses #25293 Signed-off-by: Brian Bradley <brian.bradley.p@gmail.com>
40 lines
1 KiB
C
40 lines
1 KiB
C
/*
|
|
* Copyright (c) 2017 Fenix Engineering Solutions
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <kernel.h>
|
|
#include <device.h>
|
|
#include <init.h>
|
|
#include <drivers/pinmux.h>
|
|
#include <sys/sys_io.h>
|
|
|
|
#include <pinmux/stm32/pinmux_stm32.h>
|
|
|
|
/* pin assignments for STM32F411E-DISCO board */
|
|
static const struct pin_config pinconf[] = {
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(usart2), okay) && CONFIG_SERIAL
|
|
{STM32_PIN_PA2, STM32F4_PINMUX_FUNC_PA2_USART2_TX},
|
|
{STM32_PIN_PA3, STM32F4_PINMUX_FUNC_PA3_USART2_RX},
|
|
#endif
|
|
#if DT_NODE_HAS_STATUS(DT_NODELABEL(pwm4), okay) && CONFIG_PWM
|
|
{STM32_PIN_PD12, STM32F4_PINMUX_FUNC_PD12_PWM4_CH1 },
|
|
#endif
|
|
#ifdef CONFIG_USB_DC_STM32
|
|
{STM32_PIN_PA11, STM32F4_PINMUX_FUNC_PA11_OTG_FS_DM},
|
|
{STM32_PIN_PA12, STM32F4_PINMUX_FUNC_PA12_OTG_FS_DP},
|
|
#endif /* CONFIG_USB_DC_STM32 */
|
|
};
|
|
|
|
static int pinmux_stm32_init(struct device *port)
|
|
{
|
|
ARG_UNUSED(port);
|
|
|
|
stm32_setup_pins(pinconf, ARRAY_SIZE(pinconf));
|
|
|
|
return 0;
|
|
}
|
|
|
|
SYS_INIT(pinmux_stm32_init, PRE_KERNEL_1,
|
|
CONFIG_PINMUX_STM32_DEVICE_INITIALIZATION_PRIORITY);
|