6f55614222
Only boards with at least 64K Flash will activate MPU because: MPU + UERSPACE + All switches implicity activated (CONFIG_MPU_STACK_GUARD, CONFIG_ARM_STACK_PROTECTION ...) will consume about 40K Flash (value computed on nucleo_f767_zi on tests/arch/arm/arm_ramfunc/). Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
44 lines
898 B
Text
44 lines
898 B
Text
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
# Zephyr Kernel Configuration
|
|
CONFIG_SOC_SERIES_STM32F3X=y
|
|
|
|
# Platform Configuration
|
|
CONFIG_SOC_STM32F373XC=y
|
|
|
|
# Floating Point Options
|
|
CONFIG_FPU=y
|
|
|
|
# Enable MPU
|
|
CONFIG_ARM_MPU=y
|
|
|
|
# General Kernel Options
|
|
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=72000000
|
|
|
|
# Serial Drivers
|
|
CONFIG_SERIAL=y
|
|
CONFIG_UART_INTERRUPT_DRIVEN=y
|
|
# enable console
|
|
CONFIG_CONSOLE=y
|
|
CONFIG_UART_CONSOLE=y
|
|
|
|
# Pinmux Driver
|
|
CONFIG_PINMUX=y
|
|
|
|
# GPIO Controller
|
|
CONFIG_GPIO=y
|
|
|
|
# Clock configuration
|
|
CONFIG_CLOCK_CONTROL=y
|
|
# SYSCLK selection
|
|
CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL=y
|
|
# HSE configuration
|
|
CONFIG_CLOCK_STM32_HSE_CLOCK=8000000
|
|
# PLL configuration
|
|
CONFIG_CLOCK_STM32_PLL_SRC_HSE=y
|
|
# produce 72MHz clock at PLL output
|
|
CONFIG_CLOCK_STM32_PLL_PREDIV=1
|
|
CONFIG_CLOCK_STM32_PLL_MULTIPLIER=9
|
|
CONFIG_CLOCK_STM32_AHB_PRESCALER=1
|
|
CONFIG_CLOCK_STM32_APB1_PRESCALER=2
|
|
CONFIG_CLOCK_STM32_APB2_PRESCALER=2
|