b310cf2096
Sample application to retrieve voltage from SDM in INTEL AGILEX SOC FPGA Signed-off-by: Mahesh Rao <mahesh.rao@intel.com>
19 lines
510 B
YAML
19 lines
510 B
YAML
sample:
|
|
name: SIP SVC sample
|
|
common:
|
|
filter: CONFIG_ARM_SIP_SVC_HAS_INTEL_SDM_MAILBOX_FIFO
|
|
integration_platforms:
|
|
- intel_socfpga_agilex_socdk
|
|
tests:
|
|
sample.subsys.sip_svc:
|
|
tags: subsys
|
|
harness: console
|
|
harness_config:
|
|
type: one_line
|
|
ordered: true
|
|
regex:
|
|
- "Got response of transaction id 0x[0-9a-f][0-9a-f] and voltage is [0-9].[0-9]+v"
|
|
filter: CONFIG_ARM_SIP_SVC_HAS_INTEL_SDM_MAILBOX_FIFO
|
|
integration_platforms:
|
|
- intel_socfpga_agilex_socdk
|