2a86016aff
Add a new SPI shim driver for Intel SoCs. Builds upon the SEDI bare metal SPI driver in the hal-intel module. Co-Authored-By: Kong Li <li.kong@intel.com> Signed-off-by: Ye Weize <weize.ye@intel.com>
56 lines
773 B
Plaintext
56 lines
773 B
Plaintext
/*
|
|
* Copyright (c) 2023 Intel Corporation
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <intel/intel_ish5.dtsi>
|
|
|
|
&hpet {
|
|
interrupts = <17 IRQ_TYPE_FIXED_LEVEL_HIGH 2>;
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
&uart0 {
|
|
interrupts = <28 IRQ_TYPE_LOWEST_EDGE_RISING 6>;
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c0 {
|
|
interrupts = <18 IRQ_TYPE_LOWEST_LEVEL_HIGH 2>;
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c1 {
|
|
interrupts = <19 IRQ_TYPE_LOWEST_LEVEL_HIGH 2>;
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c2 {
|
|
interrupts = <20 IRQ_TYPE_LOWEST_LEVEL_HIGH 2>;
|
|
|
|
status = "disabled";
|
|
};
|
|
|
|
&gpio0 {
|
|
interrupts = <16 IRQ_TYPE_LOWEST_LEVEL_HIGH 2>;
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
&spi0 {
|
|
interrupts = <23 IRQ_TYPE_LOWEST_LEVEL_HIGH 2>;
|
|
|
|
status = "okay";
|
|
};
|
|
|
|
&spi1 {
|
|
interrupts = <24 IRQ_TYPE_LOWEST_LEVEL_HIGH 2>;
|
|
|
|
status = "disabled";
|
|
};
|