98408b1733
Introduce phy-clock property, which is used by MIPI devices to determine the target clock frequency for the MIPI PHY. This property can vary depending on the attached display and target framerate. Update the MIPI DSI MCUX driver to utilize this property to configure the MIPI host, and update the RT500 clock initialization to configure the MIPI root clock based on this property. Remove dphy-clk-div property from the MIPI DSI 2L binding, as it is redundant with this change. Signed-off-by: Daniel DeGrasse <daniel.degrasse@nxp.com>
24 lines
471 B
YAML
24 lines
471 B
YAML
# Copyright (c) 2020 Teslabs Engineering S.L.
|
|
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
# Common fields for MIPI-DSI hosts
|
|
|
|
include: base.yaml
|
|
|
|
bus: mipi-dsi
|
|
|
|
properties:
|
|
"#address-cells":
|
|
required: true
|
|
const: 1
|
|
|
|
"#size-cells":
|
|
required: true
|
|
const: 0
|
|
|
|
phy-clock:
|
|
type: int
|
|
description:
|
|
MIPI PHY clock frequency. Should be set to ensure clock frequency is at
|
|
least (pixel clock * bits per output pixel) / number of mipi data lanes
|