96ed3a68a9
This files has been changed as part of a refactoring in 13a87081b9.
Unfortunately the refactoring introduced few issues:
- usage of devicetree macros before their definition
- usage of pinctrl label before the definition of the corresponding node
- removal of few node overrides that are causing build errors
Unfortunately there's no board usptream using this specific dts file, so
the issue has not been caught in CI and was only found downstream.
Signed-off-by: Fabio Baltieri <fabiobaltieri@google.com>
101 lines
1.8 KiB
Plaintext
101 lines
1.8 KiB
Plaintext
/*
|
|
* Copyright (c) 2022 Microchip Technology Inc.
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#include <arm/armv7-m.dtsi>
|
|
|
|
#include <zephyr/dt-bindings/i2c/i2c.h>
|
|
#include <zephyr/dt-bindings/gpio/gpio.h>
|
|
#include <zephyr/dt-bindings/clock/mchp_xec_pcr.h>
|
|
#include <zephyr/dt-bindings/interrupt-controller/mchp-xec-ecia.h>
|
|
|
|
#include "mec172x/mec172x-vw-routing.dtsi"
|
|
|
|
#include <mem.h>
|
|
#include <freq.h>
|
|
|
|
/ {
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu0: cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-m4";
|
|
reg = <0>;
|
|
cpu-power-states = <&idle &suspend_to_ram>;
|
|
};
|
|
|
|
power-states {
|
|
idle: idle {
|
|
compatible = "zephyr,power-state";
|
|
power-state-name = "suspend-to-idle";
|
|
min-residency-us = <1000000>;
|
|
};
|
|
|
|
suspend_to_ram: suspend_to_ram {
|
|
compatible = "zephyr,power-state";
|
|
power-state-name = "suspend-to-ram";
|
|
min-residency-us = <2000000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
flash0: flash@c0000 {
|
|
reg = <0x000C0000 0x58000>;
|
|
};
|
|
|
|
flash1: flash@60000000 {
|
|
reg = <0x60000000 0x80000>;
|
|
};
|
|
|
|
sram0: memory@118000 {
|
|
compatible = "mmio-sram";
|
|
reg = <0x00118000 0x10000>;
|
|
};
|
|
|
|
soc {
|
|
#include "mec172x_common.dtsi"
|
|
};
|
|
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
clock-frequency = <12000000>;
|
|
lines = <2>;
|
|
chip-select = <0>;
|
|
pinctrl-0 = < &gpspi_cs_n_gpio116
|
|
&gpspi_clk_gpio117
|
|
&gpspi_io0_gpio074
|
|
&gpspi_io1_gpio075
|
|
&gpspi_wp_n_gpio076 >;
|
|
pinctrl-names = "default";
|
|
|
|
int_flash: sst25pf040@0 {
|
|
compatible ="jedec,spi-nor";
|
|
/* 4 Mbit Flash */
|
|
size = <DT_SIZE_M(4)>;
|
|
reg = <0>;
|
|
spi-max-frequency = <DT_FREQ_M(40)>;
|
|
status = "okay";
|
|
jedec-id = [62 06 13];
|
|
};
|
|
};
|
|
|
|
&nvic {
|
|
arm,num-irq-priority-bits = <3>;
|
|
};
|
|
|
|
&systick {
|
|
status = "disabled";
|
|
};
|
|
|
|
#include "mec172x/mec172xnsz-pinctrl.dtsi"
|
|
|
|
&gpspi_wp_n_gpio076 {
|
|
output-high;
|
|
};
|