6f55614222
Only boards with at least 64K Flash will activate MPU because: MPU + UERSPACE + All switches implicity activated (CONFIG_MPU_STACK_GUARD, CONFIG_ARM_STACK_PROTECTION ...) will consume about 40K Flash (value computed on nucleo_f767_zi on tests/arch/arm/arm_ramfunc/). Signed-off-by: Alexandre Bourdiol <alexandre.bourdiol@st.com>
39 lines
839 B
Plaintext
39 lines
839 B
Plaintext
# SPDX-License-Identifier: Apache-2.0
|
|
|
|
CONFIG_SOC_SERIES_STM32F7X=y
|
|
CONFIG_SOC_STM32F723XX=y
|
|
# 216MHz system clock
|
|
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=216000000
|
|
|
|
# Enable MPU
|
|
CONFIG_ARM_MPU=y
|
|
|
|
CONFIG_SERIAL=y
|
|
|
|
# console
|
|
CONFIG_CONSOLE=y
|
|
CONFIG_UART_CONSOLE=y
|
|
|
|
# enable pinmux
|
|
CONFIG_PINMUX=y
|
|
|
|
# enable GPIO
|
|
CONFIG_GPIO=y
|
|
|
|
# clock configuration
|
|
CONFIG_CLOCK_CONTROL=y
|
|
|
|
# Clock configuration for Cube Clock control driver
|
|
CONFIG_CLOCK_STM32_HSE_CLOCK=25000000
|
|
CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL=y
|
|
# use HSE as PLL input
|
|
CONFIG_CLOCK_STM32_PLL_SRC_HSE=y
|
|
# produce 216MHz clock at PLL output
|
|
CONFIG_CLOCK_STM32_PLL_M_DIVISOR=25
|
|
CONFIG_CLOCK_STM32_PLL_N_MULTIPLIER=432
|
|
CONFIG_CLOCK_STM32_PLL_P_DIVISOR=2
|
|
CONFIG_CLOCK_STM32_PLL_Q_DIVISOR=9
|
|
CONFIG_CLOCK_STM32_AHB_PRESCALER=1
|
|
CONFIG_CLOCK_STM32_APB1_PRESCALER=4
|
|
CONFIG_CLOCK_STM32_APB2_PRESCALER=2
|