michaelh/zephyr
1
0
Fork 0
Code Releases Activity

drivers: pinctrl: Update pinctrl driver name for Renesas RA series

Browse source 
Update pinctrl driver which used for Renesas RA series with
PFS secure register

Signed-off-by: Duy Phuong Hoang. Nguyen <duy.nguyen.xa@renesas.com>
Signed-off-by: Quy Tran <quy.tran.pz@renesas.com>
This commit is contained in:
Duy Phuong Hoang. Nguyen 2024-07-18 19:34:21 +07:00 • committed by Anas Nashif
commit ffad404a6a
7 changed files with 10 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

2
drivers/pinctrl/renesas/CMakeLists.txt
View file

@ -3,7 +3,7 @@
# SPDX-License-Identifier: Apache-2.0 # SPDX-License-Identifier: Apache-2.0
zephyr_library_sources_ifdef(CONFIG_PINCTRL_RENESAS_RA ra/pinctrl_renesas_ra.c) zephyr_library_sources_ifdef(CONFIG_PINCTRL_RENESAS_RA ra/pinctrl_renesas_ra.c)
zephyr_library_sources_ifdef(CONFIG_PINCTRL_RENESAS_RA8 ra/pinctrl_renesas_ra8.c) zephyr_library_sources_ifdef(CONFIG_PINCTRL_RENESAS_RA_PFS ra/pinctrl_ra.c)
zephyr_library_sources_ifdef(CONFIG_PINCTRL_RZT2M rz/pinctrl_rzt2m.c) zephyr_library_sources_ifdef(CONFIG_PINCTRL_RZT2M rz/pinctrl_rzt2m.c)
zephyr_library_sources_ifdef(CONFIG_PINCTRL_SMARTBOND smartbond/pinctrl_smartbond.c) zephyr_library_sources_ifdef(CONFIG_PINCTRL_SMARTBOND smartbond/pinctrl_smartbond.c)

8
drivers/pinctrl/renesas/ra/Kconfig
View file

@ -9,9 +9,9 @@ config PINCTRL_RENESAS_RA
help help
Enable Renesas RA series pin controller driver. Enable Renesas RA series pin controller driver.
config PINCTRL_RENESAS_RA8 config PINCTRL_RENESAS_RA_PFS
bool "Renesas RA8 pinctrl driver" bool "Renesas RA pinctrl driver"
default y default y
depends on DT_HAS_RENESAS_RA8_PINCTRL_ENABLED depends on DT_HAS_RENESAS_RA_PINCTRL_PFS_ENABLED
help help
Enable the Renesas RA8 pinctrl driver. Enable the Renesas RA series pinctrl driver with PFS secure register.

0
drivers/pinctrl/renesas/ra/pinctrl_renesas_ra8.c → drivers/pinctrl/renesas/ra/pinctrl_ra.c
View file

4
dts/arm/renesas/ra/ra8/ra8x1.dtsi
View file

@ -7,7 +7,7 @@
#include <mem.h> #include <mem.h>
#include <arm/armv8.1-m.dtsi> #include <arm/armv8.1-m.dtsi>
#include <freq.h> #include <freq.h>
#include <zephyr/dt-bindings/pinctrl/renesas/ra-pinctrl.h> #include <zephyr/dt-bindings/pinctrl/renesas/pinctrl-ra.h>
#include <zephyr/dt-bindings/clock/ra_clock.h> #include <zephyr/dt-bindings/clock/ra_clock.h>
/ { / {
@ -44,7 +44,7 @@
}; };
pinctrl: pin-controller@40400800 { pinctrl: pin-controller@40400800 {
compatible = "renesas,ra8-pinctrl"; compatible = "renesas,ra-pinctrl-pfs";
reg = <0x40400800 0x3c0>; reg = <0x40400800 0x3c0>;
status = "okay"; status = "okay";
}; };

4
dts/bindings/pinctrl/renesas,ra8-pinctrl.yaml → dts/bindings/pinctrl/renesas,ra-pincrl-pfs.yaml
View file

@ -21,7 +21,7 @@ description: |
*/ */
/* include pre-defined combinations for the SoC variant used by the board */ /* include pre-defined combinations for the SoC variant used by the board */
#include <dt-bindings/pinctrl/renesas/ra-pinctrl.h> #include <dt-bindings/pinctrl/renesas/pinctrl-ra.h>
&pinctrl { &pinctrl {
/* configuration for the sci0 "default" state */ /* configuration for the sci0 "default" state */
@ -67,7 +67,7 @@ description: |
pinctrl-names = "default", "sleep"; pinctrl-names = "default", "sleep";
}; };
compatible: "renesas,ra8-pinctrl" compatible: "renesas,ra-pinctrl-pfs"
include: base.yaml include: base.yaml

0
include/zephyr/dt-bindings/pinctrl/renesas/ra-pinctrl.h → include/zephyr/dt-bindings/pinctrl/renesas/pinctrl-ra.h
View file

2
soc/renesas/ra/common_fsp/pinctrl_soc.h
View file

@ -10,7 +10,7 @@
#include <zephyr/devicetree.h> #include <zephyr/devicetree.h>
#include <zephyr/types.h> #include <zephyr/types.h>
#include <zephyr/dt-bindings/pinctrl/renesas/ra-pinctrl.h> #include <zephyr/dt-bindings/pinctrl/renesas/pinctrl-ra.h>
/** /**
* @brief Type to hold a renesas ra pin's pinctrl configuration. * @brief Type to hold a renesas ra pin's pinctrl configuration.