michaelh/zephyr
1
0
Fork 0
Code Releases Activity

boards: esp32: dts: spi: add default SPI pinctrl states

Browse source 
through the inclusion of pinctrl-[0/name] properties to
ESP32's board SPI nodes.

It also removes dts properties related to pinmux.

Signed-off-by: Glauber Maroto Ferreira <glauber.ferreira@espressif.com>
This commit is contained in:
Glauber Maroto Ferreira 2022-02-09 19:10:17 -03:00 • committed by Carles Cufí
commit febd0aa5e3
2 changed files with 40 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

34
boards/xtensa/esp32/esp32-pinctrl.dtsi
View file

@ -37,4 +37,38 @@
bias-pull-up;
};
spim2_miso_gpio12: spim2_miso_gpio12 {
pinmux = <SPIM2_MISO_GPIO12>;
};
spim2_mosi_gpio13: spim2_mosi_gpio13 {
pinmux = <SPIM2_MOSI_GPIO13>;
output-low;
};
spim2_sclk_gpio14: spim2_sclk_gpio14 {
pinmux = <SPIM2_SCLK_GPIO14>;
};
spim2_csel_gpio15: spim2_csel_gpio15 {
pinmux = <SPIM2_CSEL_GPIO15>;
};
spim3_miso_gpio19: spim3_miso_gpio19 {
pinmux = <SPIM3_MISO_GPIO19>;
};
spim3_mosi_gpio23: spim3_mosi_gpio23 {
pinmux = <SPIM3_MOSI_GPIO23>;
output-low;
};
spim3_sclk_gpio18: spim3_sclk_gpio18 {
pinmux = <SPIM3_SCLK_GPIO18>;
};
spim3_csel_gpio5: spim3_csel_gpio5 {
pinmux = <SPIM3_CSEL_GPIO5>;
};
};

14
boards/xtensa/esp32/esp32.dts
View file

@ -77,20 +77,18 @@
#address-cells = <1>;
#size-cells = <0>;
status = "okay";
miso-pin = <12>;
mosi-pin = <13>;
sclk-pin = <14>;
csel-pin = <15>;
pinctrl-0 = <&spim2_miso_gpio12 &spim2_mosi_gpio13
&spim2_sclk_gpio14 &spim2_csel_gpio15>;
pinctrl-names = "default";
};
&spi3 {
#address-cells = <1>;
#size-cells = <0>;
status = "okay";
miso-pin = <19>;
mosi-pin = <23>;
sclk-pin = <18>;
csel-pin = <5>;
pinctrl-0 = <&spim3_miso_gpio19 &spim3_mosi_gpio23
&spim3_sclk_gpio18 &spim3_csel_gpio5>;
pinctrl-names = "default";
};
&timer0 {