soc: intel_apl_adsp: add multi-processing support
This adds multi-processing support for Intel Apollo Lake ADSP. Some of the start-up code is borrowed from ESP32. Signed-off-by: Daniel Leung <daniel.leung@intel.com>
This commit is contained in:
parent
4b4593e76b
commit
fb1e7a563c
9 changed files with 308 additions and 8 deletions
|
@ -9,6 +9,10 @@ config SOC
|
|||
string
|
||||
default "intel_apl_adsp"
|
||||
|
||||
config SYS_CLOCK_HW_CYCLES_PER_SEC
|
||||
default 400000000 if XTENSA_TIMER
|
||||
default 19200000 if CAVS_TIMER
|
||||
|
||||
config IRQ_OFFLOAD_INTNUM
|
||||
default 0
|
||||
|
||||
|
@ -53,4 +57,27 @@ config LOG_BACKEND_RB_MEM_SIZE
|
|||
|
||||
endif # LOG
|
||||
|
||||
|
||||
if SMP
|
||||
|
||||
config MP_NUM_CPUS
|
||||
default 2
|
||||
|
||||
config XTENSA_TIMER
|
||||
default n
|
||||
|
||||
config CAVS_TIMER
|
||||
default y
|
||||
|
||||
config IPM
|
||||
default y
|
||||
|
||||
config IPM_CAVS_IDC
|
||||
default y if IPM
|
||||
|
||||
config SCHED_IPI_SUPPORTED
|
||||
default y if IPM_CAVS_IDC
|
||||
|
||||
endif
|
||||
|
||||
endif
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue