dts: bindings: riscv: Don't use riscv, prefix for vendor compat

In 8f9290d2741844 ('dts: bindings: riscv: Add and use bindings for
sifive CPUs'), new compat strings for SiFive CPUs were added, but with
riscv prefixes. Vendor-specific compats should just be prefixed with the
vendor, so move that over here.

Fixes: 8f9290d2741844 ('dts: bindings: riscv: Add and use bindings
  for sifive CPUs')
Signed-off-by: Olof Johansson <olof@lixom.net>
This commit is contained in:
Olof Johansson 2022-06-14 19:42:00 +02:00 committed by Carles Cufí
commit f847742c77
8 changed files with 11 additions and 11 deletions

View file

@ -3,6 +3,6 @@
description: SiFive E24 Standard Core CPU
compatible: "riscv,sifive-e24"
compatible: "sifive,e24"
include: riscv,sifive.yaml
include: sifive-common.yaml

View file

@ -3,6 +3,6 @@
description: SiFive E31 Standard Core CPU
compatible: "riscv,sifive-e31"
compatible: "sifive,e31"
include: riscv,sifive.yaml
include: sifive-common.yaml

View file

@ -3,6 +3,6 @@
description: SiFive E51 Standard Core CPU
compatible: "riscv,sifive-e51"
compatible: "sifive,e51"
include: riscv,sifive.yaml
include: sifive-common.yaml

View file

@ -3,6 +3,6 @@
description: SiFive S7 Standard Core CPU
compatible: "riscv,sifive-s7"
compatible: "sifive,s7"
include: riscv,sifive.yaml
include: sifive-common.yaml