michaelh/zephyr
1
0
Fork 0
Code Releases Activity

dts: use 'cdns' instead of 'xtensa' vendor prefix

Browse source 
These IP blocks' vendor is Cadence, whose proper vendor prefix is
'cdns' if we are going to match the Linux vendor prefixes list.

Signed-off-by: Martí Bolívar <marti.bolivar@nordicsemi.no>
This commit is contained in:
Martí Bolívar 2021-08-03 15:47:40 -07:00 • committed by Christopher Friedt
commit f5a91d7a3f
9 changed files with 9 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

2
boards/xtensa/qemu_xtensa/qemu_xtensa.dts
View file

@ -10,7 +10,7 @@
/ { / {
model = "qemu_xtensa"; model = "qemu_xtensa";
compatible = "xtensa,sample-controller"; compatible = "cdns,xtensa-sample-controller";
chosen { chosen {
zephyr,sram = &sram0; zephyr,sram = &sram0;

2
boards/xtensa/xt-sim/xt-sim.dts
View file

@ -9,7 +9,7 @@
/ { / {
model = "xt-sim"; model = "xt-sim";
compatible = "xtensa,sample-controller"; compatible = "cdns,xtensa-sample-controller";
chosen { chosen {
zephyr,sram = &sram0; zephyr,sram = &sram0;

2
dts/bindings/interrupt-controller/xtensa,intc.yaml → dts/bindings/interrupt-controller/cdns,xtensa-core-intc.yaml
View file

@ -1,6 +1,6 @@
description: Xtensa Core interrupt controller description: Xtensa Core interrupt controller
compatible: "xtensa,core-intc" compatible: "cdns,xtensa-core-intc"
include: [interrupt-controller.yaml, base.yaml] include: [interrupt-controller.yaml, base.yaml]

2
dts/xtensa/intel/intel_byt_adsp.dtsi
View file

@ -34,7 +34,7 @@
soc { soc {
core_intc: core_intc@0 { core_intc: core_intc@0 {
compatible = "xtensa,core-intc"; compatible = "cdns,xtensa-core-intc";
reg = <0x00 0x400>; reg = <0x00 0x400>;
interrupt-controller; interrupt-controller;
#interrupt-cells = <3>; #interrupt-cells = <3>;

2
dts/xtensa/intel/intel_cavs15.dtsi
View file

@ -38,7 +38,7 @@
soc { soc {
core_intc: core_intc@0 { core_intc: core_intc@0 {
compatible = "xtensa,core-intc"; compatible = "cdns,xtensa-core-intc";
reg = <0x00 0x400>; reg = <0x00 0x400>;
interrupt-controller; interrupt-controller;
#interrupt-cells = <3>; #interrupt-cells = <3>;

2
dts/xtensa/intel/intel_cavs18.dtsi
View file

@ -52,7 +52,7 @@
soc { soc {
core_intc: core_intc@0 { core_intc: core_intc@0 {
compatible = "xtensa,core-intc"; compatible = "cdns,xtensa-core-intc";
reg = <0x00 0x400>; reg = <0x00 0x400>;
interrupt-controller; interrupt-controller;
#interrupt-cells = <3>; #interrupt-cells = <3>;

2
dts/xtensa/intel/intel_cavs20.dtsi
View file

@ -52,7 +52,7 @@
soc { soc {
core_intc: core_intc@0 { core_intc: core_intc@0 {
compatible = "xtensa,core-intc"; compatible = "cdns,xtensa-core-intc";
reg = <0x00 0x400>; reg = <0x00 0x400>;
interrupt-controller; interrupt-controller;
#interrupt-cells = <3>; #interrupt-cells = <3>;

2
dts/xtensa/intel/intel_cavs25.dtsi
View file

@ -52,7 +52,7 @@
soc { soc {
core_intc: core_intc@0 { core_intc: core_intc@0 {
compatible = "xtensa,core-intc"; compatible = "cdns,xtensa-core-intc";
reg = <0x00 0x400>; reg = <0x00 0x400>;
interrupt-controller; interrupt-controller;
#interrupt-cells = <3>; #interrupt-cells = <3>;

2
dts/xtensa/intel/intel_s1000.dtsi
View file

@ -43,7 +43,7 @@
soc { soc {
core_intc: core_intc@0 { core_intc: core_intc@0 {
compatible = "xtensa,core-intc"; compatible = "cdns,xtensa-core-intc";
reg = <0x00 0x400>; reg = <0x00 0x400>;
interrupt-controller; interrupt-controller;
#interrupt-cells = <3>; #interrupt-cells = <3>;