counter qmsi: Enable the driver to work on ARC
Jira: ZEP-1030 Change-Id: I3f5e26f399a163467ec8371802b7472d87416940 Signed-off-by: Iván Briano <ivan.briano@intel.com>
This commit is contained in:
parent
dad2a77e6b
commit
f4764fc348
2 changed files with 19 additions and 4 deletions
|
@ -254,4 +254,17 @@ config DMA_QMSI
|
|||
|
||||
endif # DMA
|
||||
|
||||
if COUNTER
|
||||
|
||||
config AON_COUNTER_QMSI
|
||||
def_bool y
|
||||
|
||||
config AON_TIMER_QMSI
|
||||
def_bool y
|
||||
|
||||
config AON_TIMER_IRQ_PRI
|
||||
default 2
|
||||
|
||||
endif # COUNTER
|
||||
|
||||
endif #SOC_QUARK_SE_C1000_SS
|
||||
|
|
|
@ -21,6 +21,7 @@
|
|||
#include <drivers/ioapic.h>
|
||||
#include <counter.h>
|
||||
#include <power.h>
|
||||
#include <soc.h>
|
||||
|
||||
#include "qm_aon_counters.h"
|
||||
#include "qm_isr.h"
|
||||
|
@ -253,12 +254,13 @@ static int aon_timer_init(struct device *dev)
|
|||
|
||||
user_cb = NULL;
|
||||
|
||||
IRQ_CONNECT(QM_IRQ_AONPT_0_INT, CONFIG_AON_TIMER_IRQ_PRI,
|
||||
qm_aonpt_0_isr, NULL, IOAPIC_EDGE | IOAPIC_HIGH);
|
||||
IRQ_CONNECT(IRQ_GET_NUMBER(QM_IRQ_AONPT_0_INT),
|
||||
CONFIG_AON_TIMER_IRQ_PRI, qm_aonpt_0_isr, NULL,
|
||||
IOAPIC_EDGE | IOAPIC_HIGH);
|
||||
|
||||
irq_enable(QM_IRQ_AONPT_0_INT);
|
||||
irq_enable(IRQ_GET_NUMBER(QM_IRQ_AONPT_0_INT));
|
||||
|
||||
QM_INTERRUPT_ROUTER->aonpt_0_int_mask &= ~BIT(0);
|
||||
QM_IR_UNMASK_INTERRUPTS(QM_INTERRUPT_ROUTER->aonpt_0_int_mask);
|
||||
|
||||
aon_reentrancy_init(dev);
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue