michaelh/zephyr
1
0
Fork 0
Code Releases Activity

soc: remove DT_WDT_0_NAME, DT_WDT_1_NAME

Browse source 
There are no more in-tree users of these fixup macros.

Signed-off-by: Martí Bolívar <marti.bolivar@nordicsemi.no>
This commit is contained in:
Martí Bolívar 2020-04-16 14:18:52 -07:00 • committed by Kumar Gala
commit f3b4d8a86f
24 changed files with 0 additions and 51 deletions
Download patch file Download diff file Expand all files Collapse all files

2
soc/arm/microchip_mec/mec1501/dts_fixup.h
View file

@ -66,8 +66,6 @@
#define DT_RTC_0_NAME DT_LABEL(DT_INST(0, microchip_xec_timer))
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, microchip_xec_watchdog))
#define DT_KSCAN_0_NAME DT_LABEL(DT_INST(0, microchip_xec_kscan))
#define DT_SPI_XEC_QMSPI_0_LABEL \

2
soc/arm/nordic_nrf/nrf51/dts_fixup.h
View file

@ -13,8 +13,6 @@
#define DT_SPI_0_NAME DT_NORDIC_NRF_SPI_SPI_0_LABEL
#define DT_SPI_1_NAME DT_NORDIC_NRF_SPI_SPI_1_LABEL
#define DT_WDT_0_NAME DT_NORDIC_NRF_WATCHDOG_WDT_0_LABEL
#define DT_RTC_0_NAME DT_NORDIC_NRF_RTC_RTC_0_LABEL
#define DT_RTC_1_NAME DT_NORDIC_NRF_RTC_RTC_1_LABEL

2
soc/arm/nordic_nrf/nrf52/dts_fixup.h
View file

@ -37,8 +37,6 @@
#define DT_SPI_3_NAME DT_NORDIC_NRF_SPIM_SPI_3_LABEL
#define DT_WDT_0_NAME DT_NORDIC_NRF_WATCHDOG_WDT_0_LABEL
#define DT_RTC_0_NAME DT_NORDIC_NRF_RTC_RTC_0_LABEL
#define DT_RTC_1_NAME DT_NORDIC_NRF_RTC_RTC_1_LABEL
#define DT_RTC_2_NAME DT_NORDIC_NRF_RTC_RTC_2_LABEL

2
soc/arm/nordic_nrf/nrf53/dts_fixup.h
View file

@ -20,8 +20,6 @@
#define DT_SPI_1_NAME DT_NORDIC_NRF_SPIM_SPI_1_LABEL
#define DT_SPI_2_NAME DT_NORDIC_NRF_SPIM_SPI_2_LABEL
#define DT_WDT_0_NAME DT_NORDIC_NRF_WATCHDOG_WDT_0_LABEL
#define DT_TIMER_0_NAME DT_NORDIC_NRF_TIMER_TIMER_0_LABEL
#define DT_TIMER_1_NAME DT_NORDIC_NRF_TIMER_TIMER_1_LABEL
#define DT_TIMER_2_NAME DT_NORDIC_NRF_TIMER_TIMER_2_LABEL

2
soc/arm/nordic_nrf/nrf91/dts_fixup.h
View file

@ -22,8 +22,6 @@
#define DT_SPI_2_NAME DT_NORDIC_NRF_SPIM_SPI_2_LABEL
#define DT_SPI_3_NAME DT_NORDIC_NRF_SPIM_SPI_3_LABEL
#define DT_WDT_0_NAME DT_NORDIC_NRF_WATCHDOG_WDT_0_LABEL
#define DT_TIMER_0_NAME DT_NORDIC_NRF_TIMER_TIMER_0_LABEL
#define DT_TIMER_1_NAME DT_NORDIC_NRF_TIMER_TIMER_1_LABEL
#define DT_TIMER_2_NAME DT_NORDIC_NRF_TIMER_TIMER_2_LABEL

2
soc/arm/nxp_kinetis/ke1xf/dts_fixup.h
View file

@ -14,7 +14,5 @@
#define DT_ADC_1_NAME DT_NXP_KINETIS_ADC12_40027000_LABEL
#define DT_ADC_2_NAME DT_NXP_KINETIS_ADC12_4003C000_LABEL
#define DT_WDT_0_NAME DT_NXP_KINETIS_WDOG32_40052000_LABEL
#define DT_CAN_0_NAME DT_NXP_KINETIS_FLEXCAN_40024000_LABEL
#define DT_CAN_1_NAME DT_NXP_KINETIS_FLEXCAN_40025000_LABEL

3
soc/arm/silabs_exx32/efm32gg11b/dts_fixup.h
View file

@ -14,7 +14,4 @@
#define DT_RTC_0_NAME DT_LABEL(DT_INST(0, silabs_gecko_rtcc))
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, silabs_gecko_wdog))
#define DT_WDT_1_NAME DT_LABEL(DT_INST(1, silabs_gecko_wdog))
/* End of SoC Level DTS fixup file */

3
soc/arm/silabs_exx32/efm32jg12b/dts_fixup.h
View file

@ -13,7 +13,4 @@
#define DT_GPIO_GECKO_SWO_LOCATION DT_SILABS_GECKO_GPIO_4000A400_LOCATION_SWO
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, silabs_gecko_wdog))
#define DT_WDT_1_NAME DT_LABEL(DT_INST(1, silabs_gecko_wdog))
/* End of SoC Level DTS fixup file */

3
soc/arm/silabs_exx32/efm32pg12b/dts_fixup.h
View file

@ -13,7 +13,4 @@
#define DT_GPIO_GECKO_SWO_LOCATION DT_SILABS_GECKO_GPIO_4000A400_LOCATION_SWO
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, silabs_gecko_wdog))
#define DT_WDT_1_NAME DT_LABEL(DT_INST(1, silabs_gecko_wdog))
/* End of SoC Level DTS fixup file */

2
soc/arm/silabs_exx32/efr32fg1p/dts_fixup.h
View file

@ -15,6 +15,4 @@
#define DT_GPIO_GECKO_SWO_LOCATION DT_SILABS_GECKO_GPIO_4000A400_LOCATION_SWO
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, silabs_gecko_wdog))
/* End of SoC Level DTS fixup file */

3
soc/arm/silabs_exx32/efr32mg12p/dts_fixup.h
View file

@ -15,7 +15,4 @@
#define DT_GPIO_GECKO_SWO_LOCATION DT_SILABS_GECKO_GPIO_4000A400_LOCATION_SWO
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, silabs_gecko_wdog))
#define DT_WDT_1_NAME DT_LABEL(DT_INST(1, silabs_gecko_wdog))
/* End of SoC Level DTS fixup file */

2
soc/arm/st_stm32/stm32f0/dts_fixup.h
View file

@ -16,8 +16,6 @@
#define DT_FLASH_DEV_NAME DT_LABEL(DT_INST(0, st_stm32f0_flash_controller))
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, st_stm32_watchdog))
#define DT_ADC_1_NAME DT_ST_STM32_ADC_40012400_LABEL
/* End of SoC Level DTS fixup file */

2
soc/arm/st_stm32/stm32f1/dts_fixup.h
View file

@ -2,8 +2,6 @@
/* SoC level DTS fixup file */
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, st_stm32_watchdog))
#define DT_ADC_1_NAME DT_ST_STM32_ADC_40012400_LABEL
#define DT_CAN_1_BASE_ADDRESS DT_ST_STM32_CAN_40006400_BASE_ADDRESS

2
soc/arm/st_stm32/stm32f2/dts_fixup.h
View file

@ -2,8 +2,6 @@
/* SoC level DTS fixup file */
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, st_stm32_watchdog))
#define DT_ADC_1_NAME DT_ST_STM32_ADC_40012000_LABEL
/* End of SoC Level DTS fixup file */

2
soc/arm/st_stm32/stm32f3/dts_fixup.h
View file

@ -6,8 +6,6 @@
#define DT_RTC_0_NAME DT_LABEL(DT_INST(0, st_stm32_rtc))
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, st_stm32_watchdog))
#define DT_ADC_1_NAME DT_ST_STM32_ADC_50000000_LABEL
#define DT_CAN_1_BASE_ADDRESS DT_ST_STM32_CAN_40006400_BASE_ADDRESS

2
soc/arm/st_stm32/stm32f4/dts_fixup.h
View file

@ -142,8 +142,6 @@
#define DT_RTC_0_NAME DT_LABEL(DT_INST(0, st_stm32_rtc))
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, st_stm32_watchdog))
#define DT_ADC_1_NAME DT_ST_STM32_ADC_40012000_LABEL
#define DT_CAN_1_BASE_ADDRESS DT_ST_STM32_CAN_40006400_BASE_ADDRESS

2
soc/arm/st_stm32/stm32f7/dts_fixup.h
View file

@ -21,8 +21,6 @@
#define DT_CAN_1_CLOCK_BUS DT_ST_STM32_CAN_40006400_CLOCK_BUS
#define DT_CAN_1_CLOCK_BITS DT_ST_STM32_CAN_40006400_CLOCK_BITS
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, st_stm32_watchdog))
#define DT_ADC_1_NAME DT_ST_STM32_ADC_40012000_LABEL
/* End of SoC Level DTS fixup file */

2
soc/arm/st_stm32/stm32g0/dts_fixup.h
View file

@ -11,6 +11,4 @@
#define DT_PWM_STM32_3_DEV_NAME DT_ST_STM32_PWM_40000400_PWM_LABEL
#define DT_PWM_STM32_3_PRESCALER DT_ST_STM32_PWM_40000400_PWM_ST_PRESCALER
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, st_stm32_watchdog))
/* End of SoC Level DTS fixup file */

2
soc/arm/st_stm32/stm32g4/dts_fixup.h
View file

@ -13,6 +13,4 @@
#define DT_RTC_0_NAME DT_LABEL(DT_INST(0, st_stm32_rtc))
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, st_stm32_watchdog))
/* End of SoC Level DTS fixup file */

2
soc/arm/st_stm32/stm32l0/dts_fixup.h
View file

@ -2,8 +2,6 @@
/* SoC level DTS fixup file */
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, st_stm32_watchdog))
#define DT_ADC_1_NAME DT_ST_STM32_ADC_40012400_LABEL
#define DT_RTC_0_NAME DT_ST_STM32_RTC_40002800_LABEL

2
soc/arm/st_stm32/stm32l1/dts_fixup.h
View file

@ -6,8 +6,6 @@
/* SoC level DTS fixup file */
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, st_stm32_watchdog))
#define DT_ADC_1_NAME DT_ST_STM32_ADC_40012400_LABEL
#define DT_RTC_0_NAME DT_LABEL(DT_INST(0, st_stm32_rtc))

2
soc/arm/st_stm32/stm32l4/dts_fixup.h
View file

@ -21,8 +21,6 @@
#define DT_CAN_1_CLOCK_BUS DT_ST_STM32_CAN_40006400_CLOCK_BUS
#define DT_CAN_1_CLOCK_BITS DT_ST_STM32_CAN_40006400_CLOCK_BITS
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, st_stm32_watchdog))
#define DT_ADC_1_NAME DT_ST_STM32_ADC_50040000_LABEL
#define DT_LPTIM_1_BASE_ADDRESS DT_ST_STM32_TIMERS_40007C00_BASE_ADDRESS

2
soc/arm/st_stm32/stm32wb/dts_fixup.h
View file

@ -12,8 +12,6 @@
#define DT_ADC_1_NAME DT_ST_STM32_ADC_50040000_LABEL
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, st_stm32_watchdog))
#define DT_LPTIM_1_BASE_ADDRESS DT_ST_STM32_TIMERS_40007C00_BASE_ADDRESS
#define DT_LPTIM_1_IRQ DT_ST_STM32_TIMERS_40007C00_IRQ_0
#define DT_LPTIM_1_IRQ_PRI DT_ST_STM32_TIMERS_40007C00_IRQ_0_PRIORITY

1
soc/xtensa/esp32/dts_fixup.h
View file

@ -7,5 +7,4 @@
/* SoC level DTS fixup file */
#define DT_CPU_CLOCK_FREQUENCY DT_CADENCE_TENSILICA_XTENSA_LX6_0_CLOCK_FREQUENCY
#define DT_WDT_0_NAME DT_LABEL(DT_INST(0, espressif_esp32_watchdog))
/* End of SoC Level DTS fixup file */