michaelh/zephyr
1
0
Fork 0
Code Releases Activity

samples: adc_dt: Add overlay for the QSPI variant of FRDM-MCXN947

Browse source 
Add overlay for the QSPI variant of FRDM-MCXN947

Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
This commit is contained in:
Mahesh Mahadevan 2024-05-16 16:28:18 -05:00 • committed by Anas Nashif
commit f34c78535f
2 changed files with 51 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
boards/nxp/frdm_mcxn947/frdm_mcxn947_mcxn947_cpu0_qspi.yaml
View file

@ -26,5 +26,6 @@ supported:
- counter - counter
- sdhc - sdhc
- regulator - regulator
- adc
- usb_device - usb_device
vendor: nxp vendor: nxp

50
samples/drivers/adc/adc_dt/boards/frdm_mcxn947_mcxn947_cpu0_qspi.overlay Normal file
View file

@ -0,0 +1,50 @@
/*
* Copyright 2024 NXP
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <zephyr/dt-bindings/adc/adc.h>
#include <zephyr/dt-bindings/adc/mcux-lpadc.h>
/ {
zephyr,user {
/* adjust channel number according to pinmux in board.dts */
io-channels = <&lpadc0 0>, <&lpadc0 1>;
};
};
&lpadc0 {
#address-cells = <1>;
#size-cells = <0>;
/*
* To use this sample:
* LPADC0 CH1A and CH1B are set up in differential mode (B-A)
* - Connect LPADC0 CH1A signal to voltage between 0~1.8V (J8 pin 20)
* - Connect LPADC0 CH1B signal to voltage between 0~1.8V (J8 pin 24)
* LPADC0 CH2A is set up in single ended mode
* - Connect LPADC0 CH2A signal to voltage between 0~1.8V (J8 pin 28)
*/
channel@0 {
reg = <0>;
zephyr,gain = "ADC_GAIN_1";
zephyr,reference = "ADC_REF_EXTERNAL1";
zephyr,vref-mv = <1800>;
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
zephyr,resolution = <13>;
zephyr,input-positive = <MCUX_LPADC_CH1B>;
zephyr,input-negative = <MCUX_LPADC_CH1A>;
};
channel@1 {
reg = <1>;
zephyr,gain = "ADC_GAIN_1";
zephyr,reference = "ADC_REF_EXTERNAL1";
zephyr,vref-mv = <1800>;
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
zephyr,resolution = <12>;
zephyr,input-positive = <MCUX_LPADC_CH2A>;
};
};