michaelh/zephyr
1
0
Fork 0
Code Releases Activity

quark_se: gpio: Add the Always ON GPIO support in Kconfig

Browse source 
Quarks SE owns a GPIO controller which is always on (so not clock-gated)
thus providing it base address, the pins it handles etc...

Change-Id: Ifceb7cb74e763a91130d615ba19756ddcbe97a23
Signed-off-by: Tomasz Bursztyka <tomasz.bursztyka@linux.intel.com>
This commit is contained in:
Tomasz Bursztyka 2016-01-20 10:23:14 +01:00 • committed by Anas Nashif
commit f13fb0f71a
2 changed files with 10 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

9
arch/x86/soc/quark_se/Kconfig
View file

@ -100,6 +100,15 @@ config GPIO_DW_0_BITS
config GPIO_DW_0_CLOCK_GATE_SUBSYS config GPIO_DW_0_CLOCK_GATE_SUBSYS
default 13 default 13
depends on GPIO_DW_CLOCK_GATE depends on GPIO_DW_CLOCK_GATE
config GPIO_DW_1
def_bool y
config GPIO_DW_1_BASE_ADDR
default 0xb0800b00
config GPIO_DW_1_IRQ
default 31
config GPIO_DW_1_BITS
default 6
endif endif
if I2C if I2C

1
arch/x86/soc/quark_se/soc.h
View file

@ -181,6 +181,7 @@ struct scss_interrupt {
/* GPIO */ /* GPIO */
#define GPIO_DW_PORT_0_INT_MASK (SCSS_INT_BASE + 0x6C) #define GPIO_DW_PORT_0_INT_MASK (SCSS_INT_BASE + 0x6C)
#define GPIO_DW_PORT_1_INT_MASK (SCSS_INT_BASE + 0xD4)
/* Comparator */ /* Comparator */
#define INT_AIO_CMP_IRQ (0x16) #define INT_AIO_CMP_IRQ (0x16)