michaelh/zephyr
1
0
Fork 0
Code Releases Activity

drivers: i2s: change the stm32 DMA in the driver to use dts

Browse source 
This commit moves DMA parameters previously hard coded in the driver
to the dts.

Signed-off-by: Song Qiang <songqiang1304521@gmail.com>
Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
This commit is contained in:
Song Qiang 2019-10-24 15:57:17 +08:00 • committed by Kumar Gala
commit f0d3ee52fb
8 changed files with 149 additions and 45 deletions
Download patch file Download diff file Expand all files Collapse all files

96
soc/arm/st_stm32/stm32f4/dts_fixup.h
View file

@ -244,6 +244,22 @@
#define DT_I2S_1_IRQ DT_ST_STM32_I2S_40013000_IRQ_0
#define DT_I2S_1_CLOCK_BITS DT_ST_STM32_I2S_40013000_CLOCK_BITS
#define DT_I2S_1_CLOCK_BUS DT_ST_STM32_I2S_40013000_CLOCK_BUS
#define DT_I2S_1_DMA_CONTROLLER_TX \
DT_ST_STM32_I2S_40013000_TX_DMAS_CONTROLLER
#define DT_I2S_1_DMA_CHANNEL_TX DT_ST_STM32_I2S_40013000_TX_DMAS_CHANNEL
#define DT_I2S_1_DMA_SLOT_TX DT_ST_STM32_I2S_40013000_TX_DMAS_SLOT
#define DT_I2S_1_DMA_CHANNEL_CONFIG_TX \
DT_ST_STM32_I2S_40013000_TX_DMAS_CHANNEL_CONFIG
#define DT_I2S_1_DMA_FEATURES_TX \
DT_ST_STM32_I2S_40013000_TX_DMAS_FEATURES
#define DT_I2S_1_DMA_CONTROLLER_RX \
DT_ST_STM32_I2S_40013000_RX_DMAS_CONTROLLER
#define DT_I2S_1_DMA_CHANNEL_RX DT_ST_STM32_I2S_40013000_RX_DMAS_CHANNEL
#define DT_I2S_1_DMA_SLOT_RX DT_ST_STM32_I2S_40013000_RX_DMAS_SLOT
#define DT_I2S_1_DMA_CHANNEL_CONFIG_RX \
DT_ST_STM32_I2S_40013000_RX_DMAS_CHANNEL_CONFIG
#define DT_I2S_1_DMA_FEATURES_RX \
DT_ST_STM32_I2S_40013000_RX_DMAS_FEATURES
#define DT_I2S_2_BASE_ADDRESS DT_ST_STM32_I2S_40003800_BASE_ADDRESS
#define DT_I2S_2_IRQ_PRI DT_ST_STM32_I2S_40003800_IRQ_0_PRIORITY
@ -251,6 +267,22 @@
#define DT_I2S_2_IRQ DT_ST_STM32_I2S_40003800_IRQ_0
#define DT_I2S_2_CLOCK_BITS DT_ST_STM32_I2S_40003800_CLOCK_BITS
#define DT_I2S_2_CLOCK_BUS DT_ST_STM32_I2S_40003800_CLOCK_BUS
#define DT_I2S_2_DMA_CONTROLLER_TX \
DT_ST_STM32_I2S_40003800_TX_DMAS_CONTROLLER
#define DT_I2S_2_DMA_CHANNEL_TX DT_ST_STM32_I2S_40003800_TX_DMAS_CHANNEL
#define DT_I2S_2_DMA_SLOT_TX DT_ST_STM32_I2S_40003800_TX_DMAS_SLOT
#define DT_I2S_2_DMA_CHANNEL_CONFIG_TX \
DT_ST_STM32_I2S_40003800_TX_DMAS_CHANNEL_CONFIG
#define DT_I2S_2_DMA_FEATURES_TX \
DT_ST_STM32_I2S_40003800_TX_DMAS_FEATURES
#define DT_I2S_2_DMA_CONTROLLER_RX \
DT_ST_STM32_I2S_40003800_RX_DMAS_CONTROLLER
#define DT_I2S_2_DMA_CHANNEL_RX DT_ST_STM32_I2S_40003800_RX_DMAS_CHANNEL
#define DT_I2S_2_DMA_SLOT_RX DT_ST_STM32_I2S_40003800_RX_DMAS_SLOT
#define DT_I2S_2_DMA_CHANNEL_CONFIG_RX \
DT_ST_STM32_I2S_40003800_RX_DMAS_CHANNEL_CONFIG
#define DT_I2S_2_DMA_FEATURES_RX \
DT_ST_STM32_I2S_40003800_RX_DMAS_FEATURES
#define DT_I2S_3_BASE_ADDRESS DT_ST_STM32_I2S_40003C00_BASE_ADDRESS
#define DT_I2S_3_IRQ_PRI DT_ST_STM32_I2S_40003C00_IRQ_0_PRIORITY
@ -258,6 +290,22 @@
#define DT_I2S_3_IRQ DT_ST_STM32_I2S_40003C00_IRQ_0
#define DT_I2S_3_CLOCK_BITS DT_ST_STM32_I2S_40003C00_CLOCK_BITS
#define DT_I2S_3_CLOCK_BUS DT_ST_STM32_I2S_40003C00_CLOCK_BUS
#define DT_I2S_3_DMA_CONTROLLER_TX \
DT_ST_STM32_I2S_40003C00_TX_DMAS_CONTROLLER
#define DT_I2S_3_DMA_CHANNEL_TX DT_ST_STM32_I2S_40003C00_TX_DMAS_CHANNEL
#define DT_I2S_3_DMA_SLOT_TX DT_ST_STM32_I2S_40003C00_TX_DMAS_SLOT
#define DT_I2S_3_DMA_CHANNEL_CONFIG_TX \
DT_ST_STM32_I2S_40003C00_TX_DMAS_CHANNEL_CONFIG
#define DT_I2S_3_DMA_FEATURES_TX \
DT_ST_STM32_I2S_40003C00_TX_DMAS_FEATURES
#define DT_I2S_3_DMA_CONTROLLER_RX \
DT_ST_STM32_I2S_40003C00_RX_DMAS_CONTROLLER
#define DT_I2S_3_DMA_CHANNEL_RX DT_ST_STM32_I2S_40003C00_RX_DMAS_CHANNEL
#define DT_I2S_3_DMA_SLOT_RX DT_ST_STM32_I2S_40003C00_RX_DMAS_SLOT
#define DT_I2S_3_DMA_CHANNEL_CONFIG_RX \
DT_ST_STM32_I2S_40003C00_RX_DMAS_CHANNEL_CONFIG
#define DT_I2S_3_DMA_FEATURES_RX \
DT_ST_STM32_I2S_40003C00_RX_DMAS_FEATURES
#define DT_I2S_4_BASE_ADDRESS DT_ST_STM32_I2S_40013400_BASE_ADDRESS
#define DT_I2S_4_IRQ_PRI DT_ST_STM32_I2S_40013400_IRQ_0_PRIORITY
@ -265,6 +313,22 @@
#define DT_I2S_4_IRQ DT_ST_STM32_I2S_40013400_IRQ_0
#define DT_I2S_4_CLOCK_BITS DT_ST_STM32_I2S_40013400_CLOCK_BITS
#define DT_I2S_4_CLOCK_BUS DT_ST_STM32_I2S_40013400_CLOCK_BUS
#define DT_I2S_4_DMA_CONTROLLER_TX \
DT_ST_STM32_I2S_40013400_TX_DMAS_CONTROLLER
#define DT_I2S_4_DMA_CHANNEL_TX DT_ST_STM32_I2S_40013400_TX_DMAS_CHANNEL
#define DT_I2S_4_DMA_SLOT_TX DT_ST_STM32_I2S_40013400_TX_DMAS_SLOT
#define DT_I2S_4_DMA_CHANNEL_CONFIG_TX \
DT_ST_STM32_I2S_40013400_TX_DMAS_CHANNEL_CONFIG
#define DT_I2S_4_DMA_FEATURES_TX \
DT_ST_STM32_I2S_40013400_TX_DMAS_FEATURES
#define DT_I2S_4_DMA_CONTROLLER_RX \
DT_ST_STM32_I2S_40013400_RX_DMAS_CONTROLLER
#define DT_I2S_4_DMA_CHANNEL_RX DT_ST_STM32_I2S_40013400_RX_DMAS_CHANNEL
#define DT_I2S_4_DMA_SLOT_RX DT_ST_STM32_I2S_40013400_RX_DMAS_SLOT
#define DT_I2S_4_DMA_CHANNEL_CONFIG_RX \
DT_ST_STM32_I2S_40013400_RX_DMAS_CHANNEL_CONFIG
#define DT_I2S_4_DMA_FEATURES_RX \
DT_ST_STM32_I2S_40013400_RX_DMAS_FEATURES
#define DT_I2S_5_BASE_ADDRESS DT_ST_STM32_I2S_40015000_BASE_ADDRESS
#define DT_I2S_5_IRQ_PRI DT_ST_STM32_I2S_40015000_IRQ_0_PRIORITY
@ -272,6 +336,22 @@
#define DT_I2S_5_IRQ DT_ST_STM32_I2S_40015000_IRQ_0
#define DT_I2S_5_CLOCK_BITS DT_ST_STM32_I2S_40015000_CLOCK_BITS
#define DT_I2S_5_CLOCK_BUS DT_ST_STM32_I2S_40015000_CLOCK_BUS
#define DT_I2S_5_DMA_CONTROLLER_TX \
DT_ST_STM32_I2S_40015000_TX_DMAS_CONTROLLER
#define DT_I2S_5_DMA_CHANNEL_TX DT_ST_STM32_I2S_40015000_TX_DMAS_CHANNEL
#define DT_I2S_5_DMA_SLOT_TX DT_ST_STM32_I2S_40015000_TX_DMAS_SLOT
#define DT_I2S_5_DMA_CHANNEL_CONFIG_TX \
DT_ST_STM32_I2S_40015000_TX_DMAS_CHANNEL_CONFIG
#define DT_I2S_5_DMA_FEATURES_TX \
DT_ST_STM32_I2S_40015000_TX_DMAS_FEATURES
#define DT_I2S_5_DMA_CONTROLLER_RX \
DT_ST_STM32_I2S_40015000_RX_DMAS_CONTROLLER
#define DT_I2S_5_DMA_CHANNEL_RX DT_ST_STM32_I2S_40015000_RX_DMAS_CHANNEL
#define DT_I2S_5_DMA_SLOT_RX DT_ST_STM32_I2S_40015000_RX_DMAS_SLOT
#define DT_I2S_5_DMA_CHANNEL_CONFIG_RX \
DT_ST_STM32_I2S_40015000_RX_DMAS_CHANNEL_CONFIG
#define DT_I2S_5_DMA_FEATURES_RX \
DT_ST_STM32_I2S_40015000_RX_DMAS_FEATURES
#define DT_I2S_6_BASE_ADDRESS DT_ST_STM32_I2S_40015400_BASE_ADDRESS
#define DT_I2S_6_IRQ_PRI DT_ST_STM32_I2S_40015400_IRQ_0_PRIORITY
@ -279,6 +359,22 @@
#define DT_I2S_6_IRQ DT_ST_STM32_I2S_40015400_IRQ_0
#define DT_I2S_6_CLOCK_BITS DT_ST_STM32_I2S_40015400_CLOCK_BITS
#define DT_I2S_6_CLOCK_BUS DT_ST_STM32_I2S_40015400_CLOCK_BUS
#define DT_I2S_6_DMA_CONTROLLER_TX \
DT_ST_STM32_I2S_40015400_TX_DMAS_CONTROLLER
#define DT_I2S_6_DMA_CHANNEL_TX DT_ST_STM32_I2S_40015400_TX_DMAS_CHANNEL
#define DT_I2S_6_DMA_SLOT_TX DT_ST_STM32_I2S_40015400_TX_DMAS_SLOT
#define DT_I2S_6_DMA_CHANNEL_CONFIG_TX \
DT_ST_STM32_I2S_40015400_TX_DMAS_CHANNEL_CONFIG
#define DT_I2S_6_DMA_FEATURES_TX \
DT_ST_STM32_I2S_40015400_TX_DMAS_FEATURES
#define DT_I2S_6_DMA_CONTROLLER_RX \
DT_ST_STM32_I2S_40015400_RX_DMAS_CONTROLLER
#define DT_I2S_6_DMA_CHANNEL_RX DT_ST_STM32_I2S_40015400_RX_DMAS_CHANNEL
#define DT_I2S_6_DMA_SLOT_RX DT_ST_STM32_I2S_40015400_RX_DMAS_SLOT
#define DT_I2S_6_DMA_CHANNEL_CONFIG_RX \
DT_ST_STM32_I2S_40015400_RX_DMAS_CHANNEL_CONFIG
#define DT_I2S_6_DMA_FEATURES_RX \
DT_ST_STM32_I2S_40015400_RX_DMAS_FEATURES
#define DT_FLASH_DEV_BASE_ADDRESS DT_ST_STM32F4_FLASH_CONTROLLER_40023C00_BASE_ADDRESS
#define DT_FLASH_DEV_NAME DT_ST_STM32F4_FLASH_CONTROLLER_40023C00_LABEL