michaelh/zephyr
1
0
Fork 0
Code Releases Activity

boards: arm: rcar_h3ulcb: add pins definition

Browse source 
Add some pins definitions for CAN0 and SCIF1/2.

Signed-off-by: Julien Massot <julien.massot@iot.bzh>
This commit is contained in:
Julien Massot 2022-01-14 09:04:28 +01:00 • committed by Carles Cufí
commit ee91ae5a21
2 changed files with 36 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

33
boards/arm/rcar_h3ulcb/rcar_h3ulcb_cr7-pinctrl.dtsi Normal file
View file

@ -0,0 +1,33 @@
/*
* Copyright (c) 2022 IoT.bzh
*
* SPDX-License-Identifier: Apache-2.0
*/
#include <dt-bindings/pinctrl/renesas/pinctrl-r8a77951.h>
&pfc {
can0_data_a_tx_default: can0_data_a_tx_default {
pin = <PIN_RD FUNC_CAN0_TX_A>;
};
can0_data_a_rx_default: can0_data_a_rx_default {
pin = <PIN_RD_WR FUNC_CAN0_RX_A>;
};
scif1_data_a_tx_default: scif1_data_a_tx_default {
pin = <PIN_TX1_A FUNC_TX1_A>;
};
scif1_data_a_rx_default: scif1_data_a_rx_default {
pin = <PIN_RX1_A FUNC_RX1_A>;
};
scif2_data_a_tx_default: scif2_data_a_tx_default {
pin = <PIN_TX2_A FUNC_TX2_A>;
};
scif2_data_a_rx_default: scif2_data_a_rx_default {
pin = <PIN_RX2_A FUNC_RX2_A>;
};
};

3
boards/arm/rcar_h3ulcb/rcar_h3ulcb_cr7.dts
View file

@ -7,6 +7,7 @@
/dts-v1/;
#include <arm/renesas/gen3/r8a77951.dtsi>
#include "rcar_h3ulcb_cr7-pinctrl.dtsi"
/ {
model = "Renesas h3ulcb board";
@ -51,6 +52,8 @@
};
&can0 {
pinctrl-0 = <&can0_data_a_tx_default &can0_data_a_rx_default>;
pinctrl-names = "default";
status = "okay";
};