michaelh/zephyr
1
0
Fork 0
Code Releases Activity

soc: arm: replace DT_ARM_CORTEX_*_CLOCK_FREQUENCY with new dt macros

Browse source 
Replace DT_ARM_CORTEX_*_0_CLOCK_FREQUENCY with a PATH based reference
to cpu@0 (DT_PATH(cpus, cpu_0)) and than getting the clock_frequency
property:

    DT_ARM_CORTEX_*_CLOCK_FREQUENCY ->
	DT_PROP(DT_PATH(cpus, cpu_0), clock_frequency)

Signed-off-by: Kumar Gala <kumar.gala@linaro.org>
This commit is contained in:
Kumar Gala 2020-04-24 14:41:23 -05:00 • committed by Kumar Gala
commit ee255ae548
8 changed files with 16 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

4
soc/arm/atmel_sam0/common/atmel_sam0_dt.h
View file

@ -35,4 +35,8 @@
DT_HAS_NODE(DT_NODELABEL(sercom##n)) && \
DT_NODE_HAS_COMPAT(DT_NODELABEL(sercom##n), compat)
/* Common macro for use to set HCLK_FREQ_HZ */
#define ATMEL_SAM0_DT_CPU_CLK_FREQ_HZ \
DT_PROP(DT_PATH(cpus, cpu_0), clock_frequency)
#endif /* _ATMEL_SAM0_SOC_DT_H_ */

3
soc/arm/atmel_sam0/samd20/soc.h
View file

@ -56,7 +56,8 @@
#include "../common/atmel_sam0_dt.h"
/** Processor Clock (HCLK) Frequency */
#define SOC_ATMEL_SAM0_HCLK_FREQ_HZ DT_ARM_CORTEX_M0PLUS_0_CLOCK_FREQUENCY
#define SOC_ATMEL_SAM0_HCLK_FREQ_HZ ATMEL_SAM0_DT_CPU_CLK_FREQ_HZ
/** Master Clock (MCK) Frequency */
#define SOC_ATMEL_SAM0_MCK_FREQ_HZ SOC_ATMEL_SAM0_HCLK_FREQ_HZ
#define SOC_ATMEL_SAM0_XOSC32K_FREQ_HZ 32768

3
soc/arm/atmel_sam0/samd21/soc.h
View file

@ -50,7 +50,8 @@
#include "../common/atmel_sam0_dt.h"
/** Processor Clock (HCLK) Frequency */
#define SOC_ATMEL_SAM0_HCLK_FREQ_HZ DT_ARM_CORTEX_M0PLUS_0_CLOCK_FREQUENCY
#define SOC_ATMEL_SAM0_HCLK_FREQ_HZ ATMEL_SAM0_DT_CPU_CLK_FREQ_HZ
/** Master Clock (MCK) Frequency */
#define SOC_ATMEL_SAM0_MCK_FREQ_HZ SOC_ATMEL_SAM0_HCLK_FREQ_HZ
#define SOC_ATMEL_SAM0_XOSC32K_FREQ_HZ 32768

3
soc/arm/atmel_sam0/samr21/soc.h
View file

@ -36,7 +36,8 @@
#include "../common/atmel_sam0_dt.h"
/** Processor Clock (HCLK) Frequency */
#define SOC_ATMEL_SAM0_HCLK_FREQ_HZ DT_ARM_CORTEX_M0PLUS_0_CLOCK_FREQUENCY
#define SOC_ATMEL_SAM0_HCLK_FREQ_HZ ATMEL_SAM0_DT_CPU_CLK_FREQ_HZ
/** Master Clock (MCK) Frequency */
#define SOC_ATMEL_SAM0_MCK_FREQ_HZ SOC_ATMEL_SAM0_HCLK_FREQ_HZ
#define SOC_ATMEL_SAM0_XOSC32K_FREQ_HZ 32768

2
soc/arm/nxp_kinetis/k6x/soc.c
View file

@ -106,7 +106,7 @@ static ALWAYS_INLINE void clock_init(void)
#endif
#if CONFIG_USB_KINETIS
CLOCK_EnableUsbfs0Clock(kCLOCK_UsbSrcPll0,
DT_ARM_CORTEX_M4F_0_CLOCK_FREQUENCY);
DT_PROP(DT_PATH(cpus, cpu_0), clock_frequency));
#endif
}

2
soc/arm/nxp_kinetis/kl2x/soc.c
View file

@ -68,7 +68,7 @@ static ALWAYS_INLINE void clock_init(void)
#endif
#if CONFIG_USB_KINETIS
CLOCK_EnableUsbfs0Clock(kCLOCK_UsbSrcPll0,
DT_ARM_CORTEX_M0PLUS_0_CLOCK_FREQUENCY);
DT_PROP(DT_PATH(cpus, cpu_0), clock_frequency));
#endif
}

2
soc/arm/nxp_kinetis/kwx/soc_kw2xd.c
View file

@ -132,7 +132,7 @@ static ALWAYS_INLINE void clock_init(void)
CLOCK_SetSimConfig(&simConfig);
#if CONFIG_USB_KINETIS
CLOCK_EnableUsbfs0Clock(kCLOCK_UsbSrcPll0,
DT_ARM_CORTEX_M4_0_CLOCK_FREQUENCY);
DT_PROP(DT_PATH(cpus, cpu_0), clock_frequency));
#endif
}

5
soc/arm/nxp_lpc/lpc54xxx/soc.c
View file

@ -33,6 +33,7 @@
* @return N/A
*
*/
#define CPU_FREQ DT_PROP(DT_PATH(cpus, cpu_0), clock_frequency)
static ALWAYS_INLINE void clock_init(void)
{
@ -50,10 +51,10 @@ static ALWAYS_INLINE void clock_init(void)
CLOCK_AttachClk(kFRO12M_to_MAIN_CLK);
/* Set FLASH wait states for core */
CLOCK_SetFLASHAccessCyclesForFreq(DT_ARM_CORTEX_M4F_0_CLOCK_FREQUENCY);
CLOCK_SetFLASHAccessCyclesForFreq(CPU_FREQ);
/* Set up high frequency FRO output to selected frequency */
CLOCK_SetupFROClocking(DT_ARM_CORTEX_M4F_0_CLOCK_FREQUENCY);
CLOCK_SetupFROClocking(CPU_FREQ);
/* Set up dividers */
/* Set AHBCLKDIV divider to value 1 */