dts: xtensa: intel: add imr entry to cavs25_tgph
Add similar imr definition to cavs25_tpgh as in cavs25. Signed-off-by: Jaska Uimonen <jaska.uimonen@linux.intel.com>
This commit is contained in:
parent
ae114855f9
commit
e2e3dc0771
1 changed files with 7 additions and 0 deletions
|
@ -83,6 +83,13 @@
|
|||
wovcro-supported;
|
||||
};
|
||||
|
||||
IMR1: memory@0xb0000000 {
|
||||
compatible = "intel,adsp-imr";
|
||||
reg = <0xB0000000 DT_SIZE_M(16)>;
|
||||
block-size = <0x1000>;
|
||||
zephyr,memory-region = "IMR1";
|
||||
};
|
||||
|
||||
soc {
|
||||
shim: shim@71f00 {
|
||||
compatible = "intel,adsp-shim";
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue