drivers: gpio: Only configs for VBATT pin when RA MCU support
Update GPIO driver for RA: Only configs for VBATT pin when RA MCU support. Signed-off-by: Thao Luong <thao.luong.uw@renesas.com>
This commit is contained in:
parent
66cb6c6ff5
commit
e139d936cb
16 changed files with 21 additions and 0 deletions
|
@ -7,3 +7,8 @@ config GPIO_RA_IOPORT
|
|||
depends on DT_HAS_RENESAS_RA_GPIO_IOPORT_ENABLED
|
||||
help
|
||||
Enable the Renesas RA GPIO IO port driver.
|
||||
|
||||
config GPIO_RA_HAS_VBTICTLR
|
||||
bool "Support VBATT input control"
|
||||
help
|
||||
Enable for Renesas RA which support VBATT input control.
|
||||
|
|
|
@ -78,6 +78,7 @@ static int gpio_ra_pin_configure(const struct device *dev, gpio_pin_t pin, gpio_
|
|||
return -ENOTSUP;
|
||||
}
|
||||
|
||||
#if CONFIG_GPIO_RA_HAS_VBTICTLR
|
||||
if (config->vbatt_pins[0] != 0xFF) {
|
||||
uint32_t clear = 0;
|
||||
|
||||
|
@ -93,6 +94,7 @@ static int gpio_ra_pin_configure(const struct device *dev, gpio_pin_t pin, gpio_
|
|||
|
||||
R_BSP_RegisterProtectEnable(BSP_REG_PROTECT_OM_LPC_BATT);
|
||||
}
|
||||
#endif
|
||||
|
||||
pincfg.port_num = config->port_num;
|
||||
pincfg.pin_num = pin;
|
||||
|
|
|
@ -14,3 +14,4 @@ config SOC_SERIES_RA4E1
|
|||
select HAS_SWO
|
||||
select XIP
|
||||
select SOC_EARLY_INIT_HOOK
|
||||
select GPIO_RA_HAS_VBTICTLR
|
||||
|
|
|
@ -14,6 +14,7 @@ config SOC_SERIES_RA4M1
|
|||
select XIP
|
||||
select SOC_EARLY_INIT_HOOK
|
||||
select DYNAMIC_INTERRUPTS if SOC_R7FA4M1AB3CFM
|
||||
select GPIO_RA_HAS_VBTICTLR
|
||||
|
||||
if SOC_SERIES_RA4M1
|
||||
|
||||
|
|
|
@ -14,3 +14,4 @@ config SOC_SERIES_RA4M2
|
|||
select HAS_SWO
|
||||
select XIP
|
||||
select SOC_EARLY_INIT_HOOK
|
||||
select GPIO_RA_HAS_VBTICTLR
|
||||
|
|
|
@ -14,3 +14,4 @@ config SOC_SERIES_RA4M3
|
|||
select HAS_SWO
|
||||
select XIP
|
||||
select SOC_EARLY_INIT_HOOK
|
||||
select GPIO_RA_HAS_VBTICTLR
|
||||
|
|
|
@ -13,3 +13,4 @@ config SOC_SERIES_RA4W1
|
|||
select HAS_SWO
|
||||
select XIP
|
||||
select SOC_EARLY_INIT_HOOK
|
||||
select GPIO_RA_HAS_VBTICTLR
|
||||
|
|
|
@ -14,3 +14,4 @@ config SOC_SERIES_RA6E1
|
|||
select HAS_SWO
|
||||
select XIP
|
||||
select SOC_EARLY_INIT_HOOK
|
||||
select GPIO_RA_HAS_VBTICTLR
|
||||
|
|
|
@ -13,3 +13,4 @@ config SOC_SERIES_RA6M1
|
|||
select HAS_SWO
|
||||
select XIP
|
||||
select SOC_EARLY_INIT_HOOK
|
||||
select GPIO_RA_HAS_VBTICTLR
|
||||
|
|
|
@ -13,3 +13,4 @@ config SOC_SERIES_RA6M2
|
|||
select HAS_SWO
|
||||
select XIP
|
||||
select SOC_EARLY_INIT_HOOK
|
||||
select GPIO_RA_HAS_VBTICTLR
|
||||
|
|
|
@ -13,3 +13,4 @@ config SOC_SERIES_RA6M3
|
|||
select HAS_SWO
|
||||
select XIP
|
||||
select SOC_EARLY_INIT_HOOK
|
||||
select GPIO_RA_HAS_VBTICTLR
|
||||
|
|
|
@ -14,3 +14,4 @@ config SOC_SERIES_RA6M4
|
|||
select HAS_SWO
|
||||
select XIP
|
||||
select SOC_EARLY_INIT_HOOK
|
||||
select GPIO_RA_HAS_VBTICTLR
|
||||
|
|
|
@ -14,3 +14,4 @@ config SOC_SERIES_RA6M5
|
|||
select HAS_SWO
|
||||
select XIP
|
||||
select SOC_EARLY_INIT_HOOK
|
||||
select GPIO_RA_HAS_VBTICTLR
|
||||
|
|
|
@ -14,3 +14,4 @@ config SOC_SERIES_RA8D1
|
|||
select CLOCK_CONTROL_RENESAS_RA_CGC if CLOCK_CONTROL
|
||||
select HAS_RENESAS_RA_FSP
|
||||
select SOC_EARLY_INIT_HOOK
|
||||
select GPIO_RA_HAS_VBTICTLR
|
||||
|
|
|
@ -14,5 +14,6 @@ config SOC_SERIES_RA8M1
|
|||
select CLOCK_CONTROL_RENESAS_RA_CGC if CLOCK_CONTROL
|
||||
select HAS_RENESAS_RA_FSP
|
||||
select SOC_EARLY_INIT_HOOK
|
||||
select GPIO_RA_HAS_VBTICTLR
|
||||
help
|
||||
Enable support for Renesas RA8M1 MCU series
|
||||
|
|
|
@ -14,3 +14,4 @@ config SOC_SERIES_RA8T1
|
|||
select CLOCK_CONTROL_RENESAS_RA_CGC if CLOCK_CONTROL
|
||||
select HAS_RENESAS_RA_FSP
|
||||
select SOC_EARLY_INIT_HOOK
|
||||
select GPIO_RA_HAS_VBTICTLR
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue