dts: minor update for nucleo_l476rg
Move SRAM and flash nodes out of stm32l476.dtsi RAM and Flash sizes depend on last letter ("G" in the case). Hence it must be defined out of soc description file Update information for leds Change-Id: I980129c44c335322ddbe57252a7001296094c7cb Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
This commit is contained in:
parent
3fdfcfc94f
commit
ddfce25f17
2 changed files with 13 additions and 59 deletions
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2016 Linaro Limited.
|
||||
* Copyright (c) 2017 Linaro Limited
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*/
|
||||
|
@ -8,14 +8,6 @@
|
|||
|
||||
/ {
|
||||
|
||||
sram0: memory {
|
||||
reg = <0x20000000 0x18000>;
|
||||
};
|
||||
|
||||
flash0: flash {
|
||||
reg = <0x08000000 0x100000>;
|
||||
};
|
||||
|
||||
clocks {
|
||||
clk_hse: clk-hse {
|
||||
#clock-cells = <0>;
|
||||
|
@ -70,23 +62,18 @@
|
|||
status = "disabled";
|
||||
};
|
||||
|
||||
syscfg: system-config@40010000 {
|
||||
compatible = "syscon";
|
||||
reg = <0x40013800 0x400>;
|
||||
};
|
||||
|
||||
pin-controller {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
compatible = "st,stm32l4xx-pinctrl";
|
||||
ranges = <0 0x48000000 0x2000>;
|
||||
pins-are-numbered;
|
||||
|
||||
gpioa: gpio@48000000 {
|
||||
gpio-controller;
|
||||
#gpio-cells = <2>;
|
||||
reg = <0x0 0x400>;
|
||||
st,bank-name = "GPIOA";
|
||||
|
||||
};
|
||||
|
||||
gpiob: gpio@48000400 {
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue