michaelh/zephyr
1
0
Fork 0
Code Releases Activity

dts: bindings: flash-controller: Add smartbond QSPI parameters

Browse source 
This adds QSPI controller properties that allow tuning
chip select timings (needed for accessing QSPI at high speed)

Signed-off-by: Jerzy Kasenberg <jerzy.kasenberg@codecoup.pl>
This commit is contained in:
Jerzy Kasenberg 2023-04-28 11:42:16 +02:00 • committed by Carles Cufí
commit d5edbba89f
2 changed files with 19 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

3
dts/arm/renesas/smartbond/da1469x.dtsi
View file

@ -106,6 +106,9 @@
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
read-cs-idle-delay = <50>;
erase-cs-idle-delay = <50>;
flash0: flash@16000000 { flash0: flash@16000000 {
compatible = "soc-nv-flash"; compatible = "soc-nv-flash";
erase-block-size = <4096>; erase-block-size = <4096>;

16
dts/bindings/flash_controller/renesas,smartbond-flash-controller.yaml
View file

@ -6,3 +6,19 @@ description: Renesas SmartBond(tm) family flash controller
compatible: "renesas,smartbond-flash-controller" compatible: "renesas,smartbond-flash-controller"
include: flash-controller.yaml include: flash-controller.yaml
properties:
read-cs-idle-delay:
type: int
description: |
Between the transmissions of two different
instructions to the flash memory, the SPI bus stays
in idle state (QSPI_CS high) for at least this number
of ns. See the QSPIC_ERS_CS_HI register for some exceptions.
erase-cs-idle-delay:
type: int
description: |
After the execution of instructions: write enable,
erase, erase suspend and erase resume, the QSPI_CS
remains high for at least this number of ns.