drivers: pinctrl: add pin control driver for NXP RT600/RT500 SOCs
add pincontrol headers for IOCON peripheral present on NXP iMX RT600 and RT500 SOCs, and update LPC pin control driver for iMX RT family differences. Signed-off-by: Daniel DeGrasse <daniel.degrasse@nxp.com>
This commit is contained in:
parent
d9a74b8e0f
commit
d5b719e084
4 changed files with 115 additions and 4 deletions
|
@ -1,11 +1,13 @@
|
|||
# Copyright (c) 2022 NXP
|
||||
# Copyright 2022, NXP
|
||||
# SPDX-License-Identifier: Apache-2.0
|
||||
|
||||
DT_COMPAT_NXP_LPC_PINCTRL := nxp,lpc-iocon-pinctrl
|
||||
DT_COMPAT_NXP_RT_PINCTRL := nxp,rt-iocon-pinctrl
|
||||
|
||||
config PINCTRL_NXP_IOCON
|
||||
bool "IOCON Pin controller driver for NXP LPC MCUs"
|
||||
depends on SOC_FAMILY_LPC
|
||||
default $(dt_compat_enabled,$(DT_COMPAT_NXP_LPC_PINCTRL))
|
||||
depends on SOC_FAMILY_LPC || SOC_SERIES_IMX_RT6XX || SOC_SERIES_IMX_RT5XX
|
||||
default $(dt_compat_enabled,$(DT_COMPAT_NXP_LPC_PINCTRL)) || \
|
||||
$(dt_compat_enabled,$(DT_COMPAT_NXP_RT_PINCTRL))
|
||||
help
|
||||
Enable pin controller driver for NXP LPC MCUs
|
||||
|
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (c) 2022, NXP
|
||||
* Copyright 2022, NXP
|
||||
*
|
||||
* SPDX-License-Identifier: Apache-2.0
|
||||
*/
|
||||
|
@ -45,6 +45,9 @@ int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
|
|||
return 0;
|
||||
}
|
||||
|
||||
#ifdef CONFIG_SOC_FAMILY_LPC
|
||||
/* LPC family needs iocon clock to be enabled */
|
||||
|
||||
static int pinctrl_clock_init(const struct device *dev)
|
||||
{
|
||||
ARG_UNUSED(dev);
|
||||
|
@ -54,3 +57,5 @@ static int pinctrl_clock_init(const struct device *dev)
|
|||
}
|
||||
|
||||
SYS_INIT(pinctrl_clock_init, PRE_KERNEL_1, 0);
|
||||
|
||||
#endif /* CONFIG_SOC_FAMILY_LPC */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue