dts: bindings: clock: Change clock control binding for Renesas RA
Background of this modification is to make clock control driver code provided by Renesas vendor to support for Renesas MCU on Zephyr. Signed-off-by: Quy Tran <quy.tran.pz@renesas.com>
This commit is contained in:
parent
2bafb83771
commit
d1d42ec7f3
24 changed files with 20 additions and 12 deletions
|
@ -96,6 +96,8 @@ The below features are currently supported on Zephyr OS for EK-RA4E2 board:
|
|||
+-----------+------------+----------------------+
|
||||
| UART | on-chip | serial |
|
||||
+-----------+------------+----------------------+
|
||||
| CLOCK | on-chip | clock control |
|
||||
+-----------+------------+----------------------+
|
||||
|
||||
Other hardware features are currently not supported by the port.
|
||||
|
||||
|
|
|
@ -56,7 +56,6 @@
|
|||
source = <RA_PLL_SOURCE_MAIN_OSC>;
|
||||
div = <RA_PLL_DIV_1>;
|
||||
mul = <10 0>;
|
||||
freq = <DT_FREQ_M(200)>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
|
|
|
@ -15,3 +15,4 @@ CONFIG_CONSOLE=y
|
|||
|
||||
CONFIG_BUILD_OUTPUT_HEX=y
|
||||
CONFIG_BUILD_NO_GAP_FILL=y
|
||||
CONFIG_CLOCK_CONTROL=y
|
||||
|
|
|
@ -96,6 +96,8 @@ The below features are currently supported on Zephyr OS for EK-RA4M2 board:
|
|||
+-----------+------------+----------------------+
|
||||
| UART | on-chip | serial |
|
||||
+-----------+------------+----------------------+
|
||||
| CLOCK | on-chip | clock control |
|
||||
+-----------+------------+----------------------+
|
||||
|
||||
Other hardware features are currently not supported by the port.
|
||||
|
||||
|
|
|
@ -56,7 +56,6 @@
|
|||
source = <RA_PLL_SOURCE_MAIN_OSC>;
|
||||
div = <RA_PLL_DIV_3>;
|
||||
mul = <25 0>;
|
||||
freq = <DT_FREQ_M(200)>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
|
|
|
@ -15,3 +15,4 @@ CONFIG_CONSOLE=y
|
|||
|
||||
CONFIG_BUILD_OUTPUT_HEX=y
|
||||
CONFIG_BUILD_NO_GAP_FILL=y
|
||||
CONFIG_CLOCK_CONTROL=y
|
||||
|
|
|
@ -98,6 +98,8 @@ The below features are currently supported on Zephyr OS for EK-RA4M3 board:
|
|||
+-----------+------------+----------------------+
|
||||
| UART | on-chip | serial |
|
||||
+-----------+------------+----------------------+
|
||||
| CLOCK | on-chip | clock control |
|
||||
+-----------+------------+----------------------+
|
||||
|
||||
Other hardware features are currently not supported by the port.
|
||||
|
||||
|
|
|
@ -56,7 +56,6 @@
|
|||
source = <RA_PLL_SOURCE_MAIN_OSC>;
|
||||
div = <RA_PLL_DIV_3>;
|
||||
mul = <25 0>;
|
||||
freq = <DT_FREQ_M(200)>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
|
|
|
@ -15,3 +15,4 @@ CONFIG_CONSOLE=y
|
|||
|
||||
CONFIG_BUILD_OUTPUT_HEX=y
|
||||
CONFIG_BUILD_NO_GAP_FILL=y
|
||||
CONFIG_CLOCK_CONTROL=y
|
||||
|
|
|
@ -88,6 +88,8 @@ The below features are currently supported on Zephyr OS for EK-RA4W1 board:
|
|||
+-----------+------------+----------------------+
|
||||
| UART | on-chip | serial |
|
||||
+-----------+------------+----------------------+
|
||||
| CLOCK | on-chip | clock control |
|
||||
+-----------+------------+----------------------+
|
||||
|
||||
Other hardware features are currently not supported by the port.
|
||||
|
||||
|
|
|
@ -15,3 +15,4 @@ CONFIG_CONSOLE=y
|
|||
|
||||
CONFIG_BUILD_OUTPUT_HEX=y
|
||||
CONFIG_BUILD_NO_GAP_FILL=y
|
||||
CONFIG_CLOCK_CONTROL=y
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue