michaelh/zephyr
1
0
Fork 0
Code Releases Activity

drivers/clock_control: stm32 common: Don't disable fixed clocks

Browse source 
Each clock should be configured individually by device tree,
don't disable them blindly.

Signed-off-by: Erwan Gouriou <erwan.gouriou@linaro.org>
This commit is contained in:
Erwan Gouriou 2022-03-22 14:36:23 +01:00 • committed by Carles Cufí
commit d04802283b
7 changed files with 0 additions and 69 deletions
Download patch file Download diff file Expand all files Collapse all files

26
drivers/clock_control/clock_stm32_ll_common.c
View file

@ -463,18 +463,10 @@ int stm32_clock_control_init(const struct device *dev)
/* Switch to PLL with MSI as clock source */ /* Switch to PLL with MSI as clock source */
LL_PLL_ConfigSystemClock_MSI(&s_PLLInitStruct, &s_ClkInitStruct); LL_PLL_ConfigSystemClock_MSI(&s_PLLInitStruct, &s_ClkInitStruct);
/* Disable other clocks */
LL_RCC_HSI_Disable();
LL_RCC_HSE_Disable();
#elif STM32_PLL_SRC_HSI #elif STM32_PLL_SRC_HSI
/* Switch to PLL with HSI as clock source */ /* Switch to PLL with HSI as clock source */
LL_PLL_ConfigSystemClock_HSI(&s_PLLInitStruct, &s_ClkInitStruct); LL_PLL_ConfigSystemClock_HSI(&s_PLLInitStruct, &s_ClkInitStruct);
/* Disable other clocks */
LL_RCC_HSE_Disable();
LL_RCC_MSI_Disable();
#elif STM32_PLL_SRC_HSE #elif STM32_PLL_SRC_HSE
#ifndef CONFIG_SOC_SERIES_STM32WLX #ifndef CONFIG_SOC_SERIES_STM32WLX
@ -504,10 +496,6 @@ int stm32_clock_control_init(const struct device *dev)
&s_PLLInitStruct, &s_PLLInitStruct,
&s_ClkInitStruct); &s_ClkInitStruct);
/* Disable other clocks */
LL_RCC_HSI_Disable();
LL_RCC_MSI_Disable();
#endif /* STM32_PLL_SRC_* */ #endif /* STM32_PLL_SRC_* */
#elif STM32_SYSCLK_SRC_HSE #elif STM32_SYSCLK_SRC_HSE
@ -594,11 +582,6 @@ int stm32_clock_control_init(const struct device *dev)
LL_SetFlashLatency(new_flash_freq); LL_SetFlashLatency(new_flash_freq);
} }
/* Disable other clocks */
LL_RCC_HSI_Disable();
LL_RCC_MSI_Disable();
LL_RCC_PLL_Disable();
#elif STM32_SYSCLK_SRC_MSI #elif STM32_SYSCLK_SRC_MSI
old_flash_freq = RCC_CALC_FLASH_FREQ(HAL_RCC_GetSysClockFreq(), old_flash_freq = RCC_CALC_FLASH_FREQ(HAL_RCC_GetSysClockFreq(),
@ -677,11 +660,6 @@ int stm32_clock_control_init(const struct device *dev)
LL_SetFlashLatency(new_flash_freq); LL_SetFlashLatency(new_flash_freq);
} }
/* Disable other clocks */
LL_RCC_HSE_Disable();
LL_RCC_HSI_Disable();
LL_RCC_PLL_Disable();
#elif STM32_SYSCLK_SRC_HSI #elif STM32_SYSCLK_SRC_HSI
stm32_clock_switch_to_hsi(hclk_prescaler); stm32_clock_switch_to_hsi(hclk_prescaler);
@ -710,10 +688,6 @@ int stm32_clock_control_init(const struct device *dev)
/* HSI used as SYSCLK, set latency to 0 */ /* HSI used as SYSCLK, set latency to 0 */
LL_FLASH_SetLatency(LL_FLASH_LATENCY_0); LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
/* Disable other clocks */
LL_RCC_HSE_Disable();
LL_RCC_MSI_Disable();
LL_RCC_PLL_Disable();
#endif /* STM32_SYSCLK_SRC_... */ #endif /* STM32_SYSCLK_SRC_... */

3
drivers/clock_control/clock_stm32_ll_common.h
View file

@ -37,9 +37,6 @@ void config_pll_init(LL_UTILS_PLLInitTypeDef *pllinit);
#endif /* STM32_SYSCLK_SRC_PLL */ #endif /* STM32_SYSCLK_SRC_PLL */
void config_enable_default_clocks(void); void config_enable_default_clocks(void);
/* Section for functions not available in every Cube packages */
void LL_RCC_MSI_Disable(void);
/* function exported to the soc power.c */ /* function exported to the soc power.c */
int stm32_clock_control_init(const struct device *dev); int stm32_clock_control_init(const struct device *dev);

8
drivers/clock_control/clock_stm32f0_f3.c
View file

@ -76,11 +76,3 @@ void config_enable_default_clocks(void)
#endif #endif
#endif /* !CONFIG_SOC_SERIES_STM32F3X */ #endif /* !CONFIG_SOC_SERIES_STM32F3X */
} }
/**
* @brief Function kept for driver genericity
*/
void LL_RCC_MSI_Disable(void)
{
/* Do nothing */
}

8
drivers/clock_control/clock_stm32f1.c
View file

@ -98,11 +98,3 @@ void config_enable_default_clocks(void)
{ {
/* Nothing for now */ /* Nothing for now */
} }
/**
* @brief Function kept for driver genericity
*/
void LL_RCC_MSI_Disable(void)
{
/* Do nothing */
}

8
drivers/clock_control/clock_stm32f2_f4_f7.c
View file

@ -44,11 +44,3 @@ void config_enable_default_clocks(void)
/* Power Interface clock enabled by default */ /* Power Interface clock enabled by default */
LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR); LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
} }
/**
* @brief Function kept for driver genericity
*/
void LL_RCC_MSI_Disable(void)
{
/* Do nothing */
}

8
drivers/clock_control/clock_stm32g0.c
View file

@ -45,11 +45,3 @@ void config_enable_default_clocks(void)
/* Enable the power interface clock */ /* Enable the power interface clock */
LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR); LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
} }
/**
* @brief Function kept for driver genericity
*/
void LL_RCC_MSI_Disable(void)
{
/* Do nothing */
}

8
drivers/clock_control/clock_stm32g4.c
View file

@ -67,11 +67,3 @@ void config_enable_default_clocks(void)
LL_PWR_DisableBkUpAccess(); LL_PWR_DisableBkUpAccess();
#endif #endif
} }
/**
* @brief Function kept for driver genericity
*/
void LL_RCC_MSI_Disable(void)
{
/* Do nothing */
}