michaelh/zephyr
1
0
Fork 0
Code Releases Activity

misc: npcx: Add soc id node

Browse source 
Nuvoton provides different series MCU. The NPCX series has a specific
id, which can identify the real chip part number. This CL adds soc id
for the NPCX series.

Signed-off-by: Wealian Liao <WHLIAO@nuvoton.com>
This commit is contained in:
Wealian Liao 2021-07-01 14:05:04 +08:00 • committed by Anas Nashif
commit ce36a05953
9 changed files with 62 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

5
dts/arm/nuvoton/npcx.dtsi
View file

@ -663,6 +663,11 @@
}; };
}; };
}; };
soc-id {
compatible = "nuvoton,npcx-soc-id";
family-id = <0x20>;
};
}; };
&nvic { &nvic {

5
dts/arm/nuvoton/npcx7.dtsi
View file

@ -197,4 +197,9 @@
&altf_adc9_sl>; /* ADC9 - PINF0 */ &altf_adc9_sl>; /* ADC9 - PINF0 */
}; };
}; };
soc-id {
chip-id = <0x07>;
revision-reg = <0x00007FFC 1>;
};
}; };

4
dts/arm/nuvoton/npcx7m6fb.dtsi
View file

@ -20,4 +20,8 @@
compatible = "mmio-sram"; compatible = "mmio-sram";
reg = <0x200C0000 DT_SIZE_K(62)>; reg = <0x200C0000 DT_SIZE_K(62)>;
}; };
soc-id {
device-id = <0x21>;
};
}; };

4
dts/arm/nuvoton/npcx7m6fc.dtsi
View file

@ -20,4 +20,8 @@
compatible = "mmio-sram"; compatible = "mmio-sram";
reg = <0x200C0000 DT_SIZE_K(62)>; reg = <0x200C0000 DT_SIZE_K(62)>;
}; };
soc-id {
device-id = <0x29>;
};
}; };

4
dts/arm/nuvoton/npcx7m7fc.dtsi
View file

@ -20,4 +20,8 @@
compatible = "mmio-sram"; compatible = "mmio-sram";
reg = <0x200C0000 DT_SIZE_K(62)>; reg = <0x200C0000 DT_SIZE_K(62)>;
}; };
soc-id {
device-id = <0x20>;
};
}; };

5
dts/arm/nuvoton/npcx9.dtsi
View file

@ -223,4 +223,9 @@
&altf_adc11_sl>; /* ADC11 - PINC7 */ &altf_adc11_sl>; /* ADC11 - PINC7 */
}; };
}; };
soc-id {
chip-id = <0x09>;
revision-reg = <0x0000FFFC 4>;
};
}; };

4
dts/arm/nuvoton/npcx9m3f.dtsi
View file

@ -20,4 +20,8 @@
compatible = "mmio-sram"; compatible = "mmio-sram";
reg = <0x200C0000 DT_SIZE_K(62)>; reg = <0x200C0000 DT_SIZE_K(62)>;
}; };
soc-id {
device-id = <0x25>;
};
}; };

4
dts/arm/nuvoton/npcx9m6f.dtsi
View file

@ -20,4 +20,8 @@
compatible = "mmio-sram"; compatible = "mmio-sram";
reg = <0x200C0000 DT_SIZE_K(62)>; reg = <0x200C0000 DT_SIZE_K(62)>;
}; };
soc-id {
device-id = <0x21>;
};
}; };

27
dts/bindings/misc/nuvoton,npcx-soc-id.yaml Normal file
View file

@ -0,0 +1,27 @@
# Copyright (c) 2021 Nuvoton Technology Corporation.
# SPDX-License-Identifier: Apache-2.0
description: Nuvoton, NPCX soc ID node
compatible: "nuvoton,npcx-soc-id"
properties:
family-id:
type: int
required: true
description: NPCX family ID
chip-id:
type: int
required: true
description: NPCX chip ID
device-id:
type: int
required: true
description: NPCX device ID
revision-reg:
type: array
required: true
description: NPCX revision register address & length in byte